首頁 介面 LVDS、M-LVDS 和 PECL IC
首頁
介面
LVDS、M-LVDS 和 PECL IC

SN65LVCP204

現行

2.5 Gbps 4x4 交叉點交換器

立即訂購
產品規格表

SN65LVCP204

現行
產品規格表 立即訂購

產品詳細資料

Function Crosspoint Protocols CML, VML Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (Mbps) 2500 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
Function Crosspoint Protocols CML, VML Number of transmitters 4 Number of receivers 4 Supply voltage (V) 3.3 Signaling rate (Mbps) 2500 Input signal CML, VML Output signal VML Rating Catalog Operating temperature range (°C) -40 to 85
VQFN (RGZ) 48 49 mm² 7 x 7
  • Up to 2.5-Gbps Operation
  • Non-Blocking Architecture Allows Each
    Output to Be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Preemphasis Per Lane
  • Selectable Receive Equalization
  • Available Packaging: 48-Pin QFN
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With
    CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to Place Ouputs in High-Impedance State
  • Low Power: 560 mW
  • Integrated Termination Resistors
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom
  • Up to 2.5-Gbps Operation
  • Non-Blocking Architecture Allows Each
    Output to Be Connected to Any Input
  • 30 ps of Deterministic Jitter
  • Selectable Transmit Preemphasis Per Lane
  • Selectable Receive Equalization
  • Available Packaging: 48-Pin QFN
  • Propagation Delay Times: 500 ps Typical
  • Inputs Electrically Compatible With
    CML Signal Levels
  • Operates From a Single 3.3-V Supply
  • Ability to Place Ouputs in High-Impedance State
  • Low Power: 560 mW
  • Integrated Termination Resistors
  • APPLICATIONS
    • Clock Buffering/Clock MUXing
    • Wireless Base Stations
    • High-Speed Network Routing
    • Telecom/Datacom

The SN65LVCP204 is a 4×4 non-blocking crosspoint switch in a flow-through pinout that allows for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP204 incorporates 100- termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.

The SN65LVCP204 is a 4×4 non-blocking crosspoint switch in a flow-through pinout that allows for ease in PCB layout. VML signaling is used to achieve a high-speed data throughput while using low power. Each of the output drivers includes a 4:1 multiplexer to allow any input to be routed to any output. Internal signal paths are fully differential to achieve high signaling speeds while maintaining low signal skews. The SN65LVCP204 incorporates 100- termination resistors for those applications where board space is at a premium. Transmit preemphasis and receive equalization are built in for superior signal integrity performance.
filter 尋找其它 LVDS、M-LVDS 和 PECL IC
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳且具備與所比較裝置相同的功能
SN65LVCP404 現行 4 x 4 LVDS 交叉點開關 SN65LVCP404 is 4.25Gbps version of 2.5Gbps SN65LVCP402

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet 2.5Gbps 4x4 Crosspoint Switch datasheet 2008年 6月 2日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
View Options
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGZ) 48 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片