產品詳細資料

Digital audio interface AES/EBU, S/PDIF Control interface I2C, SPI Sampling rate (max) (kHz) 216 Rating Catalog Operating temperature range (°C) -40 to 85
Digital audio interface AES/EBU, S/PDIF Control interface I2C, SPI Sampling rate (max) (kHz) 216 Rating Catalog Operating temperature range (°C) -40 to 85
TQFP (PFB) 48 81 mm² 9 x 9
  • Two-Channel Asynchronous Sample Rate Converter (SRC)
    • Dynamic Range with -60dB Input (A-Weighted): 128dB typical
    • Total Harmonic Distortion and Noise (THD+N) with Full-Scale Input: -125dB typical
    • Supports Audio Input and Output Data Word Lengths Up to 24 Bits
    • Supports Input and Output Sampling Frequencies Up to 216kHz
    • Automatic Detection of the Input-to-Output Sampling Ratio
    • Wide Input-to-Output Conversion Range: 16:1 to 1:16 Continuous
    • Excellent Jitter Attenuation Characteristics
    • Digital De-Emphasis Filtering for 32kHz, 44.1kHz, and 48kHz Input Sampling Rates
    • Digital Output Attenuation and Mute Functions
    • Output Word Length Reduction
    • Status Registers and Interrupt Generation for Sampling Ratio and Ready Flags
  • Digital Audio Interface Transmitter (DIT)
    • Supports Sampling Rates Up to 216kHz
    • Includes Differential Line Driver and CMOS Buffered Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Status Registers and Interrupt Generation for Flag and Error Conditions
  • User-Selectable Serial Host Interface: SPI or Philips I2C™
    • Provides Access to On-Chip Registers and Data Buffers
  • Digital Audio Interface Receiver (DIR)
    • PLL Lock Range Includes Sampling Rates from 20kHz to 216kHz
    • Includes Four Differential Input Line Receivers and an Input Multiplexer
    • Bypass Multiplexer Routes Line Receiver Outputs to Line Driver and Buffer Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Automatic Detection of Non-PCM Audio Streams (DTS CD/LD and IEC 61937 formats)
    • Audio CD Q-Channel Sub-Code Decoding and Data Buffer
    • Status Registers and Interrupt Generation for Flag and Error Conditions
    • Low Jitter Recovered Clock Output
  • Two Audio Serial Ports (Ports A and B)
    • Synchronous Serial Interface to External Signal Processors, Data Converters, and Logic
    • Slave or Master Mode Operation with Sampling Rates up to 216kHz
    • Supports Left-Justified, Right-Justified, and Philips I2S™ Data Formats
    • Supports Audio Data Word Lengths Up to 24 Bits
  • Four General-Purpose Digital Outputs
    • Multifunction Programmable Via Control Registers
  • Extensive Power-Down Support
    • Functional Blocks May Be Disabled Individually When Not In Use
  • Operates From +1.8V Core and +3.3V I/O Power Supplies
  • Small TQFP-48 Package, Compatible with the SRC4392 and DIX4192
  • APPLICATIONS
    • DIGITAL AUDIO RECORDERS AND MIXING DESKS
    • DIGITAL AUDIO INTERFACES FOR COMPUTERS
    • DIGITAL AUDIO ROUTERS AND DISTRIBUTION SYSTEMS
    • BROADCAST STUDIO EQUIPMENT
    • DVD/CD RECORDERS
    • SURROUND SOUND DECODERS AND A/V RECEIVERS
    • CAR AUDIO SYSTEMS

U.S. Patent No. 7,262,716

Dolby is a registered trademark of Dolby Laboratories.
I2C, I2S are trademarks of Koninklijke Philips Electronics N.V.
All other trademarks are the property of their respective owners.

  • Two-Channel Asynchronous Sample Rate Converter (SRC)
    • Dynamic Range with -60dB Input (A-Weighted): 128dB typical
    • Total Harmonic Distortion and Noise (THD+N) with Full-Scale Input: -125dB typical
    • Supports Audio Input and Output Data Word Lengths Up to 24 Bits
    • Supports Input and Output Sampling Frequencies Up to 216kHz
    • Automatic Detection of the Input-to-Output Sampling Ratio
    • Wide Input-to-Output Conversion Range: 16:1 to 1:16 Continuous
    • Excellent Jitter Attenuation Characteristics
    • Digital De-Emphasis Filtering for 32kHz, 44.1kHz, and 48kHz Input Sampling Rates
    • Digital Output Attenuation and Mute Functions
    • Output Word Length Reduction
    • Status Registers and Interrupt Generation for Sampling Ratio and Ready Flags
  • Digital Audio Interface Transmitter (DIT)
    • Supports Sampling Rates Up to 216kHz
    • Includes Differential Line Driver and CMOS Buffered Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Status Registers and Interrupt Generation for Flag and Error Conditions
  • User-Selectable Serial Host Interface: SPI or Philips I2C™
    • Provides Access to On-Chip Registers and Data Buffers
  • Digital Audio Interface Receiver (DIR)
    • PLL Lock Range Includes Sampling Rates from 20kHz to 216kHz
    • Includes Four Differential Input Line Receivers and an Input Multiplexer
    • Bypass Multiplexer Routes Line Receiver Outputs to Line Driver and Buffer Outputs
    • Block-Sized Data Buffers for Both Channel Status and User Data
    • Automatic Detection of Non-PCM Audio Streams (DTS CD/LD and IEC 61937 formats)
    • Audio CD Q-Channel Sub-Code Decoding and Data Buffer
    • Status Registers and Interrupt Generation for Flag and Error Conditions
    • Low Jitter Recovered Clock Output
  • Two Audio Serial Ports (Ports A and B)
    • Synchronous Serial Interface to External Signal Processors, Data Converters, and Logic
    • Slave or Master Mode Operation with Sampling Rates up to 216kHz
    • Supports Left-Justified, Right-Justified, and Philips I2S™ Data Formats
    • Supports Audio Data Word Lengths Up to 24 Bits
  • Four General-Purpose Digital Outputs
    • Multifunction Programmable Via Control Registers
  • Extensive Power-Down Support
    • Functional Blocks May Be Disabled Individually When Not In Use
  • Operates From +1.8V Core and +3.3V I/O Power Supplies
  • Small TQFP-48 Package, Compatible with the SRC4392 and DIX4192
  • APPLICATIONS
    • DIGITAL AUDIO RECORDERS AND MIXING DESKS
    • DIGITAL AUDIO INTERFACES FOR COMPUTERS
    • DIGITAL AUDIO ROUTERS AND DISTRIBUTION SYSTEMS
    • BROADCAST STUDIO EQUIPMENT
    • DVD/CD RECORDERS
    • SURROUND SOUND DECODERS AND A/V RECEIVERS
    • CAR AUDIO SYSTEMS

U.S. Patent No. 7,262,716

Dolby is a registered trademark of Dolby Laboratories.
I2C, I2S are trademarks of Koninklijke Philips Electronics N.V.
All other trademarks are the property of their respective owners.

The SRC4382 is a highly-integrated CMOS device designed for use in professional and broadcast digital audio systems. The SRC4382 combines a high-performance, two-channel, asynchronous sample rate converter (SRC) with a digital audio interface receiver (DIR) and transmitter (DIT), two audio serial ports, and flexible distribution logic for interconnection of the function block data and clocks.

The DIR and DIT are compatible with the AES3, S/PDIF, IEC 60958, and EIAJ CP-1201 interface standards. The audio serial ports, DIT, and SRC may be operated at sampling rates up to 216kHz. The DIR lock range includes sampling rates from 20kHz to 216kHz.

The SRC4382 is configured using on-chip control registers and data buffers, which are accessed through either a 4-wire serial peripheral interface (SPI) port, or a 2-wire Philips I2C bus interface. Status registers provide access to a variety of flag and error bits, which are derived from the various function blocks. An open drain interrupt output pin is provided, and is supported by flexible interrupt reporting and mask options via control register settings. A master reset input pin is provided for initialization by a host processor or supervisory functions.

The SRC4382 requires a +1.8V core logic supply, in addition to a +3.3V supply for powering portions of the DIR, DIT, and line driver and receiver functions. A separate logic I/O supply supports operation from +1.65V to +3.6V, providing compatibility with low voltage logic interfaces typically found on digital signal processors and programmable logic devices. The SRC4382 is available in a lead-free, TQFP-48 package, and is pin- and register-compatible with the Texas Instruments SRC4392 and DIX4192 products.

The SRC4382 is a highly-integrated CMOS device designed for use in professional and broadcast digital audio systems. The SRC4382 combines a high-performance, two-channel, asynchronous sample rate converter (SRC) with a digital audio interface receiver (DIR) and transmitter (DIT), two audio serial ports, and flexible distribution logic for interconnection of the function block data and clocks.

The DIR and DIT are compatible with the AES3, S/PDIF, IEC 60958, and EIAJ CP-1201 interface standards. The audio serial ports, DIT, and SRC may be operated at sampling rates up to 216kHz. The DIR lock range includes sampling rates from 20kHz to 216kHz.

The SRC4382 is configured using on-chip control registers and data buffers, which are accessed through either a 4-wire serial peripheral interface (SPI) port, or a 2-wire Philips I2C bus interface. Status registers provide access to a variety of flag and error bits, which are derived from the various function blocks. An open drain interrupt output pin is provided, and is supported by flexible interrupt reporting and mask options via control register settings. A master reset input pin is provided for initialization by a host processor or supervisory functions.

The SRC4382 requires a +1.8V core logic supply, in addition to a +3.3V supply for powering portions of the DIR, DIT, and line driver and receiver functions. A separate logic I/O supply supports operation from +1.65V to +3.6V, providing compatibility with low voltage logic interfaces typically found on digital signal processors and programmable logic devices. The SRC4382 is available in a lead-free, TQFP-48 package, and is pin- and register-compatible with the Texas Instruments SRC4392 and DIX4192 products.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio datasheet (Rev. C) 2007年 9月 12日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片