TCA9617A
- Two-channel bidirectional I2C buffer
- Support for standard mode, fast mode (400kHz), and fast mode+ (1Mhz) I2C operation
- Operating supply voltage range of 0.8V to 5.5V on A-side
- Operating supply voltage range of 2.2V to 5.5V on B-side
- Voltage-level translation from 0.8V to 5.5V and 2.2V to 5.5V
- Footprint and function replacement for TCA9517
- Active-high repeater-enable input
- Open-drain I2C I/O
- 5.5V Tolerant I2C and enable input support
- Lockup-free operation
- Support for clock stretching and multiple controller arbitration across the device
- Latch-up performance exceeds 100mA Per JESD 78, class II
- ESD protection exceeds JESD 22
- 4000V Human-body model
- 1500V Charged-device model
The TCA9617A is a BiCMOS dual bidirectional buffer intended for I2C bus and SMBus systems. The device provides bidirectional voltage-level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications. This device enables I2C and similar bus systems to be extended, without degradation of performance even during level shifting.
The TCA9617A buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, allowing two buses of 550pF to be connected in an I2C application. This device can also be used to separate two halves of a bus for voltage and capacitance.
您可能會感興趣的類似產品
引腳對引腳且具備與所比較裝置相同的功能
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 日期 |
|---|---|---|---|---|
| * | Data sheet | TCA9617A Level-Translating FM+ I2 C Bus Repeater datasheet (Rev. C) | PDF | HTML | 2024年 1月 10日 |
| Application note | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024年 7月 3日 | |
| Application note | Why, When, and How to use I2C Buffers | 2018年 5月 23日 | ||
| Application note | Choosing the Correct I2C Device for New Designs | PDF | HTML | 2016年 9月 7日 | |
| Selection guide | I2C Infographic Flyer | 2015年 12月 3日 | ||
| Application note | Understanding the I2C Bus | PDF | HTML | 2015年 6月 30日 | |
| Application note | Maximum Clock Frequency of I2C Bus Using Repeaters | 2015年 5月 15日 | ||
| Application note | I2C Bus Pull-Up Resistor Calculation | PDF | HTML | 2015年 2月 13日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
I2C-DESIGNER — I2C 設計工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSSOP (DGK) | 8 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。