TPS65192
- 9-Channel Level Shifter Supports 6 × CLK, VST, ODD, and EVEN Signals
- Organized as Two Groups of 7 + 2 Channels
- Separate Positive Supplies (VGHX) for Each Group
- VGHX Levels up to 38V
- VGL Levels Down to -13V
- Panel DISCHARGE Function
- Suitable for 4-Phase and 6-Phase Applications
- Gate Voltage Shaping on Channels 1 to 6
- Supports Single and Multiple Flicker Clocks
- Peak Output Currents greater than 500mA
- 28-Pin 5×5 mm QFN Package
- APPLICATIONS
- LCD Displays Using Gate-in-Panel (GIP) Technology
The TPS65192 is a 9 channel level-shifter intended for use in LCD display applications such as TVs and monitors. The device converts the logic-level signals generated by the Timing Controller (T-CON) to the high-level signals used by the display panel.
The 9 level shifter channels are organized as two groups. Channels 1 through 7 are powered from VGH1 and VGL, and channels 8 and 9 are powered from VGH2 and VGL. Each level-shifter channel features low impedance output stages that achieve fast rise and fall times even when driving the capacitive loading typically present in LCD display applications.
Level shifter channels 1 through 6 support gate voltage shaping, which can be used to improve picture quality by reducing image sticking. Novel decoding logic enables a single flicker clock signal to control gate voltage shaping for all CLK channels without the need for synchronization. The device also supports the use of multiple flicker clocks. The rate of decay is set by an external resistor or resistor network connected to the RE pin.
A tenth level shifter channel specially configured with a comparator input stage allows designers to implement panel discharging during power-down.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | 9 Channel Level Shifter with Gate Voltage Shaping and Discharge Functions datasheet | 2009/7/15 | |||
| 應用說明 | Understanding Undervoltage Lockout in Power Devices (Rev. A) | 2018/9/19 | ||||
| 選擇指南 | Power Management Guide 2018 (Rev. R) | 2018/6/25 | ||||
| 應用說明 | TPS6519x Power Dissipation Estimation in Typical Level Shifter Application | 2015/12/8 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
SLVC653 — Power Dissipation Estimation
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RHD) | 28 | Ultra Librarian |