This system level design shows how two ADC12J4000 evaluation modules (EVMs) can be synchronized together using a Xilinx VC707 platform. The design document describes the required hardware modifications and device configurations, including the clocking scheme. Example configuration files are shown for each EVM. The FPGA firmware is described and the relevant Xilinx IP block configuration parameters are shown. Data taken on the actual hardware is shown and analyzed, showing synchronization within 50 ps without characterized cables or calibrated propagation delays.
已開發完全組裝的電路板，僅供測試與性能驗證，且為非賣品。
下載立即可用的系統檔案以加速您的設計流程。
設計與潛在替代方案中包括 TI 產品。
| 類型 | 標題 | 下載最新的英文版本 | 日期 | |||
|---|---|---|---|---|---|---|
| * | 設計指南 | Synchronization of JESD204B Giga-Sample ADCs | 2015/1/20 |