JFE2140

ACTIVE

Dual, ultra-low noise, low-gate-current audio N-channel JFET

Product details

Vn at 1 kHz (nV√Hz) 0.9 Breakdown voltage (V) 40 VDS (V) 40 VGS (V) -40 VGSTH typ (typ) (V) 1.2 Rating Catalog Operating temperature range (°C) -40 to 125
Vn at 1 kHz (nV√Hz) 0.9 Breakdown voltage (V) 40 VDS (V) 40 VGS (V) -40 VGSTH typ (typ) (V) 1.2 Rating Catalog Operating temperature range (°C) -40 to 125
SOIC (D) 8 29.4 mm² 4.9 x 6
  • Ultra-low noise:
    • Voltage noise:
      • 0.9 nV/√ Hz at 1 kHz, I DS = 5 mA
      • 1.1 nV/√ Hz at 1 kHz, I DS = 2 mA
    • Current noise: 1.6 fA/√ Hz at 1 kHz
  • Low V GS mismatch: 4 mV (max)
  • Low gate current: 10 pA (max)
  • Low input capacitance: 13 pF at V DS = 5 V

  • High gate-to-drain and gate-to-source breakdown voltage: –40 V

  • High transconductance: 30 mS

  • Packages: SOIC, 2-mm × 2-mm WSON

  • Ultra-low noise:
    • Voltage noise:
      • 0.9 nV/√ Hz at 1 kHz, I DS = 5 mA
      • 1.1 nV/√ Hz at 1 kHz, I DS = 2 mA
    • Current noise: 1.6 fA/√ Hz at 1 kHz
  • Low V GS mismatch: 4 mV (max)
  • Low gate current: 10 pA (max)
  • Low input capacitance: 13 pF at V DS = 5 V

  • High gate-to-drain and gate-to-source breakdown voltage: –40 V

  • High transconductance: 30 mS

  • Packages: SOIC, 2-mm × 2-mm WSON

The JFE2140 is a Burr-Brown™ Audio, matched-pair discrete JFET built using Texas Instruments’ modern, high-performance, analog bipolar process. The JFE2140 features performance not previously available in older discrete JFET technologies. The JFE2140 offers excellent noise performance across all current ranges, where the quiescent current can be set by the user from 50 µA to 20 mA. When biased at 5 mA, the device yields 0.9 nV/√ Hz of input-referred noise, giving ultra-low noise performance with extremely high input impedance (> 1 TΩ). In addition, the matching between JFETs is tested to ±4 mV, providing low offset and high CMRR performance for differential pair configurations. The JFE2140 also features integrated diodes connected to separate clamp nodes to provide protection without the addition of high leakage, nonlinear external diodes.

The JFE2140 can withstand a high drain-to-source voltage of 40‑V, as well as gate-to-source and gate-to-drain voltages down to –40 V. The temperature range is specified from –40°C to +125°C.

The JFE2140 is a Burr-Brown™ Audio, matched-pair discrete JFET built using Texas Instruments’ modern, high-performance, analog bipolar process. The JFE2140 features performance not previously available in older discrete JFET technologies. The JFE2140 offers excellent noise performance across all current ranges, where the quiescent current can be set by the user from 50 µA to 20 mA. When biased at 5 mA, the device yields 0.9 nV/√ Hz of input-referred noise, giving ultra-low noise performance with extremely high input impedance (> 1 TΩ). In addition, the matching between JFETs is tested to ±4 mV, providing low offset and high CMRR performance for differential pair configurations. The JFE2140 also features integrated diodes connected to separate clamp nodes to provide protection without the addition of high leakage, nonlinear external diodes.

The JFE2140 can withstand a high drain-to-source voltage of 40‑V, as well as gate-to-source and gate-to-drain voltages down to –40 V. The temperature range is specified from –40°C to +125°C.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
JFE150 ACTIVE Ultra-low-noise, low-gate-current audio N-channel JFET Single version of JFE2140

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet JFE2140 Ultra-Low Noise, Matched, Dual, Low-Gate Current, Discrete, Audio, N‑Channel JFET datasheet (Rev. B) PDF | HTML 31 Aug 2023
Application note JFE2140 Ultra-Low-Noise Pre-Amplifier PDF | HTML 02 Mar 2023
User guide JFE2140 Evaluation Module Users Guide PDF | HTML 20 Sep 2022
Certificate JFE2140EVM EU RoHS Declaration of Conformity (DoC) 07 Sep 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DIP-ADAPTER-EVM — DIP adapter evaluation module

Speed up your op amp prototyping and testing with the DIP adapter evaluation module (DIP-ADAPTER-EVM), which provides a fast, easy and inexpensive way to interface with small surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them (...)

User guide: PDF
Not available on TI.com
Evaluation board

JFE2140EVM — JFE2140 evaluation module for dual, ultra-low-noise, low-gate-current audio N-channel JFET

The JFE2140 evaluation module (EVM) provides a basic functional evaluation of the JFE2140. The EVM is in a closed-loop preamplifier configuration providing 60 dB of gain on a split ±5-V supply. User modifications can be made for a variety of circuit configurations.

User guide: PDF | HTML
Not available on TI.com
Simulation model

JFEx140 TINA-TI Reference Design

SLPM356.TSC (137 KB) - TINA-TI Reference Design
Simulation model

JFEx140 PSpice Model

SLPM355.ZIP (53 KB) - PSpice Model
Simulation model

JFEx140 TINA-TI Spice Model

SLPM357.ZIP (2 KB) - TINA-TI Spice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
SOIC (D) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos