SLVSDY6A August   2018  – June  2019 DRV8350 , DRV8350R , DRV8353 , DRV8353R


  1. Features
  2. Applications
  3. Description
    1.     Simplified Schematic
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
    1.     Pin Functions—32-Pin DRV8350 Devices
    2.     Pin Functions—48-Pin DRV8350R Devices
    3.     Pin Functions—40-Pin DRV8353 Devices
    4.     Pin Functions—48-Pin DRV8353R Devices
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 SPI Timing Requirements
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Three Phase Smart Gate Drivers
        1. PWM Control Modes
          1. 6x PWM Mode (PWM_MODE = 00b or MODE Pin Tied to AGND)
          2. 3x PWM Mode (PWM_MODE = 01b or MODE Pin = 47 kΩ to AGND)
          3. 1x PWM Mode (PWM_MODE = 10b or MODE Pin = Hi-Z)
          4. Independent PWM Mode (PWM_MODE = 11b or MODE Pin Tied to DVDD)
        2. Device Interface Modes
          1. Serial Peripheral Interface (SPI)
          2. Hardware Interface
        3. Gate Driver Voltage Supplies and Input Supply Configurations
        4. Smart Gate Drive Architecture
          1. IDRIVE: MOSFET Slew-Rate Control
          2. TDRIVE: MOSFET Gate Drive Control
          3. Propagation Delay
          4. MOSFET VDS Monitors
          5. VDRAIN Sense and Reference Pin
      2. 8.3.2 DVDD Linear Voltage Regulator
      3. 8.3.3 Pin Diagrams
      4. 8.3.4 Low-Side Current-Shunt Amplifiers (DRV8353 and DRV8353R Only)
        1. Bidirectional Current Sense Operation
        2. Unidirectional Current Sense Operation (SPI only)
        3. Amplifier Calibration Modes
        4. MOSFET VDS Sense Mode (SPI Only)
      5. 8.3.5 Step-Down Buck Regulator
        1. Functional Block Diagram
        2. Feature Description
          1. Control Circuit Overview
          2. Start-Up Regulator (VCC)
          3. Regulation Comparator
          4. Overvoltage Comparator
          5. On-Time Generator and Shutdown
          6. Current Limit
          7. N-Channel Buck Switch and Driver
          8. Thermal Protection
      6. 8.3.6 Gate Driver Protective Circuits
        1. VM Supply and VDRAIN Undervoltage Lockout (UVLO)
        2. VCP Charge-Pump and VGLS Regulator Undervoltage Lockout (GDUV)
        3. MOSFET VDS Overcurrent Protection (VDS_OCP)
          1. VDS Latched Shutdown (OCP_MODE = 00b)
          2. VDS Automatic Retry (OCP_MODE = 01b)
          3. VDS Report Only (OCP_MODE = 10b)
          4. VDS Disabled (OCP_MODE = 11b)
        4. VSENSE Overcurrent Protection (SEN_OCP)
          1. VSENSE Latched Shutdown (OCP_MODE = 00b)
          2. VSENSE Automatic Retry (OCP_MODE = 01b)
          3. VSENSE Report Only (OCP_MODE = 10b)
          4. VSENSE Disabled (OCP_MODE = 11b or DIS_SEN = 1b)
        5. Gate Driver Fault (GDF)
        6. Overcurrent Soft Shutdown (OCP Soft)
        7. Thermal Warning (OTW)
        8. Thermal Shutdown (OTSD)
        9. Fault Response Table
    4. 8.4 Device Functional Modes
      1. 8.4.1 Gate Driver Functional Modes
        1. Sleep Mode
        2. Operating Mode
        3. Fault Reset (CLR_FLT or ENABLE Reset Pulse)
      2. 8.4.2 Buck Regulator Functional Modes
        1. Shutdown Mode
        2. Active Mode
    5. 8.5 Programming
      1. 8.5.1 SPI Communication
        1. SPI
          1. SPI Format
    6. 8.6 Register Maps
      1. 8.6.1 Status Registers
        1. Fault Status Register 1 (address = 0x00h)
          1. Table 11. Fault Status Register 1 Field Descriptions
        2. Fault Status Register 2 (address = 0x01h)
          1. Table 12. Fault Status Register 2 Field Descriptions
      2. 8.6.2 Control Registers
        1. Driver Control Register (address = 0x02h)
          1. Table 14. Driver Control Field Descriptions
        2. Gate Drive HS Register (address = 0x03h)
          1. Table 15. Gate Drive HS Field Descriptions
        3. Gate Drive LS Register (address = 0x04h)
          1. Table 16. Gate Drive LS Register Field Descriptions
        4. OCP Control Register (address = 0x05h)
          1. Table 17. OCP Control Field Descriptions
        5. CSA Control Register (DRV8353 and DRV8353R Only) (address = 0x06h)
          1. Table 18. CSA Control Field Descriptions
        6. Driver Configuration Register (DRV8353 and DRV8353R Only) (address = 0x07h)
          1. Table 19. Driver Configuration Field Descriptions
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Primary Application
        1. Design Requirements
        2. Detailed Design Procedure
          1. External MOSFET Support
            1. MOSFET Example
          2. IDRIVE Configuration
            1. IDRIVE Example
          3. VDS Overcurrent Monitor Configuration
            1. VDS Overcurrent Example
          4. Sense-Amplifier Bidirectional Configuration (DRV8353 and DRV8353R)
            1. Sense-Amplifier Example
          5. Single Supply Power Dissipation
          6. Single Supply Power Dissipation Example
          7. Buck Regulator Configuration (DRV8350R and DRV8353R)
        3. Application Curves
      2. 9.2.2 Alternative Application
        1. Design Requirements
        2. Detailed Design Procedure
          1. Sense Amplifier Unidirectional Configuration
            1. Sense-Amplifier Example
            2. Dual Supply Power Dissipation
            3. Dual Supply Power Dissipation Example
  10. 10Power Supply Recommendations
    1. 10.1 Bulk Capacitance Sizing
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Buck-Regulator Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Device Nomenclature
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Related Links
    4. 12.4 Receiving Notification of Documentation Updates
    5. 12.5 Community Resources
    6. 12.6 Trademarks
    7. 12.7 Electrostatic Discharge Caution
    8. 12.8 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information


The DRV835x family of devices are integrated 100-V gate drivers for three-phase motor drive applications. These devices decrease system component count, cost, and complexity by integrating three independent half-bridge gate drivers, charge pump and linear regulator for the high-side and low-side gate driver supply voltages, optional triple current shunt amplifiers, and an optional 350-mA buck regulator. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring the most commonly used settings through fixed external resistors.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents with a 25-mA average output current. The high-side gate drive supply voltage is generated using a doubler charge-pump architecture that regulates the VCP output to VVDRAIN + 10.5-V. The low-side gate drive supply voltage is generated using a linear regulator from the VM power supply that regulates the VGLS output to 14.5-V. The VGLS supply is further regulated to 11-V on the GLx low-side gate driver outputs. A smart gate-drive architecture provides the ability to dynamically adjust the output gate-drive current strength allowing for the gate driver to control the power MOSFET VDS switching speed. This allows for the removal of external gate drive resistors and diodes reducing BOM component count, cost, and PCB area. The architecture also uses an internal state machine to protect against gate-drive short-circuit events, control the half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.

The gate drivers can operate in either a single or dual supply architecture. In the single supply architecture, VM can be tied to VDRAIN and is regulated to the correct supply voltages internally. In the dual supply architecture, VM can be connected to a lower voltage supply from a more efficient switching regulator to improve the device efficiency. VDRAIN stays connected to the external MOSFETs to set the correct charge pump and overcurrent monitor reference.

The DRV8353 and DRV8353R devices integrate three, bidirectional current-shunt amplifiers for monitoring the current level through each of the external half-bridges using a low-side shunt resistor. The gain setting of the shunt amplifier can be adjusted through the SPI or hardware interface with the SPI providing additional flexibility to adjust the output bias point.

The DRV8350R and DRV8353R devices integrate a 350-mA buck regulator that can be used to power an external controller or other logic circuits. The buck regulator is implemented as a separate internal die that can use either the same or a different power supply from the gate driver.

In addition to the high level of device integration, the DRV835x family of devices provides a wide range of integrated protection features. These features include power-supply undervoltage lockout (UVLO), gate drive undervoltage lockout (GDUV), VDS overcurrent monitoring (OCP), gate-driver short-circuit detection (GDF), and overtemperature shutdown (OTW/OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the SPI registers on the SPI device version.

The DRV835x family of devices are available in 0.5-mm pin pitch, QFN surface-mount packages. The QFN sizes are 5 × 5 mm for the 32-pin package, 6 × 6 mm for the 40-pin package, and 7 × 7 mm for the 48-pin package.