SNVSBR8E March   2020  – October 2025 LMQ61460

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Characteristics
    7. 6.7 Systems Characteristics
    8. 6.8 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  EN/SYNC Uses for Enable and VIN UVLO
      2. 7.3.2  EN/SYNC Pin Uses for Synchronization
      3. 7.3.3  Adjustable Switching Frequency
      4. 7.3.4  Clock Locking
      5. 7.3.5  PGOOD Output Operation
      6. 7.3.6  Internal LDO, VCC UVLO, and BIAS Input
      7. 7.3.7  Bootstrap Voltage and VCBOOT-UVLO (CBOOT Pin)
      8. 7.3.8  Adjustable SW Node Slew Rate
      9. 7.3.9  Spread Spectrum
      10. 7.3.10 Soft Start and Recovery From Dropout
      11. 7.3.11 Output Voltage Setting
      12. 7.3.12 Overcurrent and Short-Circuit Protection
      13. 7.3.13 Thermal Shutdown
      14. 7.3.14 Input Supply Current
    4. 7.4 Device Functional Modes
      1. 7.4.1 Shutdown Mode
      2. 7.4.2 Standby Mode
      3. 7.4.3 Active Mode
        1. 7.4.3.1 CCM Mode
        2. 7.4.3.2 Auto Mode – Light-Load Operation
          1. 7.4.3.2.1 Diode Emulation
          2. 7.4.3.2.2 Frequency Reduction
        3. 7.4.3.3 FPWM Mode – Light-Load Operation
        4. 7.4.3.4 Minimum On-Time (High Input Voltage) Operation
        5. 7.4.3.5 Dropout
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1  Choosing the Switching Frequency
        2. 8.2.2.2  Setting the Output Voltage
        3. 8.2.2.3  Inductor Selection
        4. 8.2.2.4  Output Capacitor Selection
        5. 8.2.2.5  Input Capacitor Selection
        6. 8.2.2.6  BOOT Capacitor
        7. 8.2.2.7  BOOT Resistor
        8. 8.2.2.8  VCC
        9. 8.2.2.9  BIAS
        10. 8.2.2.10 CFF and RFF Selection
        11. 8.2.2.11 External UVLO
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
        1. 8.4.1.1 Ground and Thermal Considerations
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 Receiving Notification of Documentation Updates
    3. 9.3 Support Resources
    4. 9.4 Trademarks
    5. 9.5 Electrostatic Discharge Caution
    6. 9.6 Glossary
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.3.1 EN/SYNC Uses for Enable and VIN UVLO

Start-up and shutdown are controlled by the EN/SYNC input and VIN UVLO. For the device to remain in shutdown mode, apply a voltage below VEN_WAKE (.4 V) to the EN pin. In shutdown mode, the quiescent current drops to 0.6 µA (typical). At a voltage above VEN_WAKE and below VEN, VCC is active and the SW node is inactive. After the EN voltage is above VEN, the chip begins to switch normally provided the input voltage is above 3 V.

The EN/SYNC pin cannot be left floating. The simplest way to enable the operation is to connect the EN/SYNC pin to VIN, allowing self-start-up of the device when VIN drives the internal VCC above its UVLO level. However, many applications benefit from the employment of an enable divider network as shown in 3, which establishes a precision input undervoltage lockout (UVLO). UVLO can be used for sequencing, preventing re-triggering the device when used with long input cables, or reducing the occurrence of deep discharge of a battery power source. Note that the precision enable threshold VEN has a 8.1% tolerance. Hysteresis must be enough to prevent re-triggering. External logic output of another IC can also be used to drive the EN/SYNC pin, allowing system power sequencing.

LMQ61460 VIN SYNC Using the EN Pin Figure 7-1 VIN SYNC Using the EN Pin

Resistor values can be calculated using Equation 1.

Equation 1. LMQ61460

where

  • VON is the desired typical start-up input voltage for the circuit being designed.

Note that because the EN pin can also be used as an external synchronization clock input. A blanking time, tB, is applied to the enable logic after a clock edge is detected. Any logic change within the blanking time is ignored. Blanking time is not applied when the device is in shutdown mode. The blanking time ranges from 4 µs to 28 µs. To effectively disable the output, the EN/SYNC input must stay low for longer than 28 µs.