TIDUDA6A December   2017  – January 2022

 

  1.   Description
  2.   Resources
  3.   Features
  4.   Applications
  5.   5
  6. 1 System Description
    1. 1.1 Key System Specifications
  7. 2 System Overview
    1. 2.1 Block Diagram
    2. 2.2 System-Level Description
    3. 2.3 Highlighted Products
      1. 2.3.1 Analog Signal Chain
        1. 2.3.1.1 LMH5401
        2. 2.3.1.2 LHM6401
        3. 2.3.1.3 BUF802
      2. 2.3.2 Clock
        1. 2.3.2.1 LMK61E2
        2. 2.3.2.2 LMK04828
        3. 2.3.2.3 LMX2594
      3. 2.3.3 Power
        1. 2.3.3.1 TPS82130
        2. 2.3.3.2 TPS7A84
    4. 2.4 System Design Theory
      1. 2.4.1 High-Speed, Low-Phase Noise Clock Generation
      2. 2.4.2 Channel-to-Channel Skew
      3. 2.4.3 Deterministic Latency
        1. 2.4.3.1 Importance of Deterministic Latency
      4. 2.4.4 Analog Front End
      5. 2.4.5 Multichannel System Power Requirement
      6. 2.4.6 Hardware Programming
  8. 3 Circuit Design
    1. 3.1 Analog Input Front End
      1. 3.1.1 High-Input Impedance Buffer Implementation Using the BUF802
    2. 3.2 High-Speed Multichannel Clocking
    3. 3.3 Power Supply Section
      1. 3.3.1 DC-DC
        1. 3.3.1.1 How to Set 2.1-V Output Voltage
      2. 3.3.2 LDOs
  9. 4 Host Interface
  10. 5 Hardware Functional Block
  11. 6 Getting Started Application GUI
  12. 7 Testing and Results
    1. 7.1 Test Setup and Test Plan
    2.     44
    3. 7.2 SNR Measurement Test
    4. 7.3 Channel-to-Channel Skew Measurement Test
    5. 7.4 Performance Test Result
    6. 7.5 Multichannel Skew Measurement
    7. 7.6 49
  13. 8 Design Files
    1. 8.1 Schematics
    2. 8.2 Bill of Materials
    3. 8.3 Altium Project
    4. 8.4 Gerber Files
    5. 8.5 Assembly Drawings
  14. 9 Software Files
  15. 10Related Documentation
    1. 10.1 Trademarks
  16. 11About the Authors
    1. 11.1 Acknowledgment
  17. 12Revision History

1.1 Key System Specifications

Table 1-1 Key System Specifications
PARAMETERSPECIFICATIONS
Input channelsFour
Input typeSingle ended or differential ended
Input analog band width (–3 dB)DC 1.5 GHz
Maximum input voltage7.6 VP-P
Maximum sample rate3.2 GSPS
Resolution12 bit
Maximum system voltage gain24.4 dB or 16.5 V/V
Channel-to-channel skew
(Fs = 2700 MHz)		< 5 ps
System SNR(1) (–1 dB full scale)
Fs = 3000 MHz		Transformer inputFDA input: (LMH5401 = 12 dB, LMH6401 = 10 dB)
56.2 dB at 757 MHz51.6 dB at 757 MHz
55.5 dB at 997 MHz51.6 dB at 997 MHz
55.0 dB at 1497 MHz51.1 dB at 1497 MHz
Operating temperature0°C to 60°C
Storage temperature–40°C to 85°C
Connectors560-pin FMC interface connector, supports TSW14J56/57 high-speed capture card
Power12-V DC, 4 A
Form factor (L × W)295 mm × 176 mm
(1) See Testing and Results for more details.