Product details

Sample rate (Max) (MSPS) 2600 Resolution (Bits) 14 Number of input channels 2 Interface type JESD204B Analog input BW (MHz) 2300 Rating Catalog Input range (Vp-p) 1.1 Power consumption (Typ) (mW) 3400 SNR (dB) 65.5 ENOB (Bits) 10.5 SFDR (dB) 75 Operating temperature range (C) -40 to 85 Input buffer Yes
Sample rate (Max) (MSPS) 2600 Resolution (Bits) 14 Number of input channels 2 Interface type JESD204B Analog input BW (MHz) 2300 Rating Catalog Input range (Vp-p) 1.1 Power consumption (Typ) (mW) 3400 SNR (dB) 65.5 ENOB (Bits) 10.5 SFDR (dB) 75 Operating temperature range (C) -40 to 85 Input buffer Yes
VQFNP (RTD) 64 81 mm² 9 x 9
  • 14-Bit, dual channel 2.6/3.0-GSPS ADC
  • Noise spectral density:
    • NSD = -156 dBFS/Hz (no AVG, 3 GSPS)
    • NSD = -159 dBFS/Hz (2x AVG , 3 GSPS)
    • NSD = -161 dBFS/Hz (4x AVG, 2.6 GSPS)
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (fIN = 1 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 64.7 dBFS
    • SFDR HD2,3: 75 dBc
    • SFDR worst spur: 90 dBFS
  • Spectral performance (fIN = 1.8 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 61.6 dBFS
    • SFDR HD2,3: 70 dBc
    • SFDR worst spur: 90 dBFS
  • Input fullscale: 1.1/1.35 Vpp (2/3.5 dBm)
  • Code error rate (CER): 10-15
  • Full power input bandwidth (-3 dB): 2.3 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to four DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 us
  • Power consumption: 2.2 W/channel (2x AVG)
  • Power supplies: 1.8 V, 1.2 V
  • 14-Bit, dual channel 2.6/3.0-GSPS ADC
  • Noise spectral density:
    • NSD = -156 dBFS/Hz (no AVG, 3 GSPS)
    • NSD = -159 dBFS/Hz (2x AVG , 3 GSPS)
    • NSD = -161 dBFS/Hz (4x AVG, 2.6 GSPS)
  • Single core (non-interleaved) ADC architecture
  • Aperture jitter: 50 fs
  • Low close-in residual phase noise:
    • -127 dBc/Hz at 10 kHz offset
  • Spectral performance (fIN = 1 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 64.7 dBFS
    • SFDR HD2,3: 75 dBc
    • SFDR worst spur: 90 dBFS
  • Spectral performance (fIN = 1.8 GHz, -1 dBFS):
    • 2x internal averaging
    • SNR: 61.6 dBFS
    • SFDR HD2,3: 70 dBc
    • SFDR worst spur: 90 dBFS
  • Input fullscale: 1.1/1.35 Vpp (2/3.5 dBm)
  • Code error rate (CER): 10-15
  • Full power input bandwidth (-3 dB): 2.3 GHz
  • JESD204B serial data interface
    • Maximum lane rate: 13 Gbps
    • Supports subclass 1 deterministic latency
  • Digital down-converters
    • Up to four DDC per ADC channel
    • Complex output: 4x to 128x decimation
    • 48-bit NCO phase coherent frequency hopping
    • Fast frequency hopping: < 1 us
  • Power consumption: 2.2 W/channel (2x AVG)
  • Power supplies: 1.8 V, 1.2 V

The ADC32RF5x is a single core 14-bit, 2.6 GSPS to 3 GSPS, dual channel analog to digital converters (ADC) that supports RF sampling with input frequencies up to 4 GHz. The design maximizes signal-to-noise ratio (SNR) and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -161 dBFS/Hz.

Each ADC channel can be connected to a quad-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The ADC32RF54 and ADC32RF55 supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13 Gbps.

The power efficient ADC architecture consumes 1.8 W/ch at 3 Gsps and provides power scaling with lower sampling rates.

The ADC32RF5x is a single core 14-bit, 2.6 GSPS to 3 GSPS, dual channel analog to digital converters (ADC) that supports RF sampling with input frequencies up to 4 GHz. The design maximizes signal-to-noise ratio (SNR) and delivers a noise spectral density of -156 dBFS/Hz. Using additional internal ADCs along with on-chip signal averaging, the noise density improves to -161 dBFS/Hz.

Each ADC channel can be connected to a quad-band digital down-converter (DDC) using a 48-bit NCO which supports phase coherent frequency hopping. Using the GPIO pins for NCO frequency control, frequency hopping can be achieved in less than 1 µs.

The ADC32RF54 and ADC32RF55 supports the JESD204B serial data interface with subclass 1 deterministic latency using data rates up to 13 Gbps.

The power efficient ADC architecture consumes 1.8 W/ch at 3 Gsps and provides power scaling with lower sampling rates.

Download

Similar products you might be interested in

Similar functionality to the compared device.
NEW AFE7906 ACTIVE Six-channel, 5-MHz to 12-GHz, 3-GSPS, RF-sampling ADC

Six receive (RX) channels, better power/channel and support up to 12-GHz fIN

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet ADC32RF5x Dual Channel 14-bit 2.6 to 3-GSPS RF Sampling Data Converter datasheet PDF | HTML 19 Feb 2019
Application note Getting the Most of Your Data Converter Clocking System Using LMX1204 PDF | HTML 23 Jun 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC32RF54EVM — ADC32RF54 evaluation module for dual-channel, 14-bit, 2.6-GSPS, high-NSD, RF-sampling ADC

The ADC32RF54 evaluation module (EVM) is a platform for demonstrating the performance of the ADC32RF5x family of high-speed, JESD204B interface analog-to-digital converters (ADCs). Onboard voltage regulation, clocking solution (LMK04832), transformer-coupled analog inputs, and USB interface allow (...)

Not available on TI.com
Simulation tool

PSPICE-FOR-TI PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RTD) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos