Product details

Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 1 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 137 Architecture SAR SNR (dB) 77.5 ENOB (bit) 12.6 SFDR (dB) 85 Operating temperature range (°C) -40 to 105 Input buffer No
Sample rate (max) (Msps) 125 Resolution (Bits) 14 Number of input channels 1 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 137 Architecture SAR SNR (dB) 77.5 ENOB (bit) 12.6 SFDR (dB) 85 Operating temperature range (°C) -40 to 105 Input buffer No
WQFN (RSB) 40 25 mm² 5 x 5
  • 14-Bit 125 MSPS ADC
  • Noise floor: –156 dBFS/Hz
  • Ultra low power: 137 mW at 125 Msps
  • Latency: ≤ 2 clock cycles
  • Specified 14-bit, no missing codes
  • INL: ±1.5 LSB; DNL: ±0.5 LSB
  • Reference: external or internal
  • Input bandwidth: 1200 MHz (3 dB)
  • Industrial temperature range: –40°C to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-WQFN (5 mm × 5 mm) package
  • Spectral performance (fIN = 10 MHz):
    • SNR: 77.5 dBFS
    • SFDR: 80-dBc HD2, HD3
    • SFDR: 95-dBFS worst spur
  • Spectral performance (fIN = 70 MHz):
    • SNR: 75 dBFS
    • SFDR: 75-dBc HD2, HD3
    • SFDR: 90-dBFS worst spur
  • 14-Bit 125 MSPS ADC
  • Noise floor: –156 dBFS/Hz
  • Ultra low power: 137 mW at 125 Msps
  • Latency: ≤ 2 clock cycles
  • Specified 14-bit, no missing codes
  • INL: ±1.5 LSB; DNL: ±0.5 LSB
  • Reference: external or internal
  • Input bandwidth: 1200 MHz (3 dB)
  • Industrial temperature range: –40°C to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-WQFN (5 mm × 5 mm) package
  • Spectral performance (fIN = 10 MHz):
    • SNR: 77.5 dBFS
    • SFDR: 80-dBc HD2, HD3
    • SFDR: 95-dBFS worst spur
  • Spectral performance (fIN = 70 MHz):
    • SNR: 75 dBFS
    • SFDR: 75-dBc HD2, HD3
    • SFDR: 90-dBFS worst spur

The ADC3564 device is a low-noise, ultra-low power, 14-bit, 125-MSPS, high-speed ADC. Designed for low power consumption, the device delivers a noise spectral density of –156 dBFS/Hz combined with excellent linearity and dynamic range. The ADC3564 offers IF sampling support which makes the device suited for a wide range of applications. High-speed control loops benefit from the short latency of as little as one clock cycle. The ADC consumes only 137 mW at 125 MSPS, and the power consumption scales well with lower sampling rates.

The ADC3564 uses serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is a pin-to-pin compatible family with different speed grades and comes in a 40-pin VQFN package. The device supports the extended industrial temperature range from –40 to +105⁰C.

The ADC3564 device is a low-noise, ultra-low power, 14-bit, 125-MSPS, high-speed ADC. Designed for low power consumption, the device delivers a noise spectral density of –156 dBFS/Hz combined with excellent linearity and dynamic range. The ADC3564 offers IF sampling support which makes the device suited for a wide range of applications. High-speed control loops benefit from the short latency of as little as one clock cycle. The ADC consumes only 137 mW at 125 MSPS, and the power consumption scales well with lower sampling rates.

The ADC3564 uses serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The device is a pin-to-pin compatible family with different speed grades and comes in a 40-pin VQFN package. The device supports the extended industrial temperature range from –40 to +105⁰C.

Download View video with transcript Video

Our ADC3660 family won the 2021 World Electronics Achievement Awards (WEAA) Product of the Year in the Amplifier/Data Conversion category.

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet ADC3564 14-Bit, 125-MSPS, Low-Noise, Ultra-Low Power ADC datasheet PDF | HTML 20 Sep 2017
Analog Design Journal How to simplify AFE filtering via high‐speed ADCs with internal digital filters 10 Jan 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
WQFN (RSB) 40 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos