Top

Product details

Parameters

Active supply current (Typ) (mA) 260 Supply voltage (Max) (V) 3.9 Operating temperature range (C) 0 to 85 Interface type LVDS Features Analog Front End (AFE) open-in-new Find other Ultrasound AFEs

Package | Pins | Size

NFBGA (ZAV) 289 225 mm² 15 x 15 open-in-new Find other Ultrasound AFEs

Features

  • 32-Channel AFE for Ultrasound Applications:
    • LNA, Attenuator, LPF, ADC, CW Mixer, and Digital I/Q Demodulator
    • Digital Time Gain Compensation (DTGC)
    • Total Gain Range: 0 dB to 48 dB
  • Low-Noise Amplifier (LNA) With Programmable Gain:
    • Low Current Noise of 1pA/rtHz
    • Gain: 21 dB, 18 dB, and 15 dB
    • Linear Input Range: up to 700 mVPP
  • Programmable Attenuator (ATTEN):
    • Attenuation Range (Steps of 0.125 dB):
      0 to 36 dB
    • Digital TGC Engine
  • Programmable Gain Amplifier (PGA):
    • Gain: 21 dB, 24 dB, and 27 dB
  • Third-Order, Linear-Phase, Low-Pass Filter (LPF):
    • Cut-off Frequency From 10 MHz to 25 MHz
  • 16 ADCs Converting at 12-Bit, 80 MSPS or 10-Bit, 100 MSPS:
    • Each ADC Converts Two Sets of Inputs at Half Rate
    • 12-Bit Mode: 72-dBFS SNR
    • 10-Bit Mode: 61-dBFS SNR
  • TGC Mode Power w/o digital I/Q Demodulator:
    • Lowest Power of 18.5 mW/Ch in Low Power Mode, 4 nV/rtHz, 10-Bit, 20 MSPS, LVDS (2x rate)
    • 27.8 mW/Ch at 3 nV/rtHz in Low Noise Mode at 12-Bit, 40 MSPS
    • 24.4 mW/Ch at 4 nV/rtHz in Low Power Mode at 12-Bit, 40 MSPS
  • Excellent Device-to-Device Gain Matching:
    • ±0.5 dB (Typical)
  • Harmonic Distortion: –55 dBc level
  • Fast and Consistent Overload Recovery
  • Continuous Wave (CW) Path With:
    • Low Close-In Phase Noise of –148 dBc/Hz at 1-kHz Frequency Offset off 5-MHz Carrier
    • Power Consumption w/o Signal: 10 mW/Ch
    • Phase Resolution: λ/16
    • 12-dB Suppression on Third and Fifth Harmonics
  • Digital I/Q demodulator:
    • Decimation Filter M = 1 to 63
    • Data Throughput Reduction After Decimation
    • On-Chip RAM with 32 Preset Profiles
  • LVDS Interface with a Speed Up to 1-Gbps
  • Small Package: 15-mm × 15-mm NFBGA-289

All trademarks are the property of their respective owners.

open-in-new Find other Ultrasound AFEs

Description

The AFE58JD32LP is a highly integrated, analog front-end (AFE) solution specifically designed for portable ultrasound systems where high performance, low power, and small size are required.

The device is realized through a multichip module (MCM) with two dies: 1 VCA die and 1 ADC die. The VCA die has 32 channels that interface with the 16 channels of the ADC die. Each ADC channel alternately converts an odd and an even VCA channel.

Each channel in the VCA die can be configured in either of two modes: time-gain-compensation (TGC) mode or continuous wave (CW) mode. In the TGC mode, each channel includes a low-noise amplifier (LNA), a programmable attenuator (ATTEN), a programmable gain amplifier and a third-order, low-pass filter (LPF). The LNA gain is programmable to 21 dB, 18 dB, or 15 dB. The ATTEN supports an attenuation range of 0 dB to 36 dB, with digital control for the attenuation. The PGA provides gain options from 21 dB to 27 dB in steps of 3 dB. The LPF cutoff frequency can be set between 10 MHz and 25 MHz to support ultrasound applications with different frequencies. In the CW mode, the output of the LNA goes to a low-power passive mixer with 16 selectable phase delays. Different phase delays can be applied to each analog input signal to perform an on-chip beamforming operation. A harmonic filter in the CW mixer suppresses the third and fifth harmonic to enhance the sensitivity of the CW Doppler measurement.

The 16 channels of the ADC die can be configured to operate with a resolution of 12 bits or 10 bits. The ADC resolution can be traded off with conversion rate and can operate at maximum speeds of 80 MSPS and 100 MSPS at 12-bit and 10-bit resolution, respectively. Because each ADC alternately converts two VCA channels, the resulting maximum sample rate of each of the 32 channels of the AFE is 40 MSPS and 50 MSPS in the 12-bit and 10-bit modes, respectively. The ADC is designed to scale its power with sampling rate. The output interface of the ADC comes out through a low-voltage differential signaling (LVDS), which can easily interface with low-cost field-programmable gate arrays (FPGAs).

A very low-power AFE solution makes it suitable for system with strict battery-life requirement.

The AFE is available in a 15 mm × 15 mm 289-pin NFBGA package and is pin-compatible with the AFE5832 family.

open-in-new Find other Ultrasound AFEs
Download

Request more information

Full data sheet and other design resources are available under NDA. Request now

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 5
Type Title Date
* Datasheet AFE58JD32LP 32-Channel Ultrasound AFE With 18.5-mW/Channel Power, 4-nV/√Hz, 12-Bit, 40-MSPS or 10-Bit, 50-MSPS Output and Passive CW Mixer, LVDS and JESD204B Interface, and Digital Demodulator datasheet Mar. 22, 2020
Technical articles Offset correction improves the next generation of heart-rate smart watches Aug. 24, 2015
Technical articles JESD204B: Is it for you? Mar. 14, 2014
Technical articles A new way to illuminate the human condition Dec. 30, 2013
Technical articles Oximeter signaling: There’s more than meets the eye Dec. 04, 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
699
Description

The AFE58JD32LP evaluation module (EVM) is a platform for evaluating the AFE58JD32LP product, which is a highly-integrated, analog front-end (AFE) solution specifically designed for ultrasound systems where high performance and small size are required. AFE58JD32LP integrates a complete (...)

Features
  • 32-channel complete AFE
  • Programmable-gain low-noise amplifier (LNA)
  • Digital TGC engine with total range of 12 dB to 51 dB
  • 12-bit analog-to-digital converter (ADC)
  • Requires TSW1400EVM, TSW14J50EVM, and high-speed data converter pro software (DATACONVERTERPRO-SW) for LVDS/JESD204B data capture and (...)

Design tools & simulation

SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
NFBGA (ZAV) 289 View options

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos