The AFE8092 is a high performance, wide bandwidth multi-channel transceiver, integrating eight RF sampling transmitter chains, eight RF sampling receiver chains and two separate RF front end for the auxiliary chains (feedback paths). The high dynamic range of the transmitter and receiver chains allows generating and receiving 3G, 4G and 5G signals for wireless base stations, while the wide bandwidth capability makes the AFE8092 devices suitable for multi-band 4G and 5G base stations.
Each receiver chain includes a 31-dB range DSA (Digital Step Attenuator), followed by a 4-GSPS ADC (analog-to-digital converter). Each receiver channel has analog peak power detectors and digital peak and power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. The digital down converters (DDC) provides up to 400 MHz of combined signal BW in 8 channels mode and 800MHz in 4 channels mode. In TDD mode, the receiver channel can be configured to dynamically switching between traffic receiver (TDD RX) and wideband feedback receiver (TDD FB), with the capability of re-using the same analog input for both purposes.
Each transmitter chain includes a digital up converters (DUCs) supporting up to 800-MHz combined signal bandwidth (1200MHz in 4 channels mode). The output of the DUCs drives a 12-GSPS DAC (digital to analog converter) with a mixed mode output option to enhance 2nd Nyquist operation. The DAC output includes a variable gain amplifier (TX DSA) with 40-dB range and 1-dB analog and 0.125-dB digital steps.
The feedback path includes a 25-dB range DSA driving a 4-GSPS RF sampling ADC, shared with receiver chain, followed by a DDC with up to 800-MHz bandwidth (1200 MHz in 4-channel mode).
See the full data sheet and other design resources for the commercial wireless-specific AFE8092. Request now
For all other applications, see our general-purpose RF-sampling AFEs.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | AFE8092 Octal-Channel RF Transceiver with Feedback Paths datasheet (Rev. A) | PDF | HTML | 19 Oct 2021 |
| Application note | RF Sampling Resource Guide | PDF | HTML | 05 Mar 2024 | |
| Application note | Correcting the External and Internal RF Droop for RF Transmitters | PDF | HTML | 18 Aug 2023 | |
| Application note | Demystifying and Mitigating Power Supply Ripple and Noise Implication on AFE8092 (Rev. B) | PDF | HTML | 16 Nov 2021 | |
| Application note | Temp Profile to Maintain Optimum FIT Performance | 23 Jul 2019 |
For additional terms or required resources, click any title below to view the detail page where available.
The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| FCBGA (ABJ) | 400 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.
Updated encryption of core IP in order to support Vivado 2022.x and newer.
PLEASE READ BEFORE DOWNLOADING TI204C-IP
TI204C IP Release v1.11