Typical Propagation Delay: 6ns at V_CC = 5V, C_L = 15pF, T_A = 25°C
High-to-Low Voltage Level Converter for up to V_I = 16V
Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
Wide Operating Temperature Range . . . –55°C to 125°C
Balanced Propagation Delay and Transition Times
Significant Power Reduction Compared to LSTTL Logic ICs
HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC at V_CC = 5V

open-in-new

Find other Non-Inverting buffer/driver

The ’HC4049 and ’HC4050 are fabricated with high-speed silicon gate technology. They have a modified input protection structure that enables these parts to be used as logic level translators which convert high-level logic to a low-level logic while operating off the low-level logic supply. For example, 15-V input pulse levels can be down-converted to 0-V to 5-V logic levels. The modified input protection structure protects the input from negative electrostatic discharge. These parts also can be used as simple buffers or inverters without level translation. The ’HC4049 and ’HC4050 are enhanced versions of equivalent CMOS types.

open-in-new

Find other Non-Inverting buffer/driver

Download

Technical documentation

star

= Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 15

	Type	Title	Date
*	Datasheet	CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050 datasheet (Rev. I)	Feb. 04, 2005
	Selection guide	Logic Guide (Rev. AB)	Jun. 12, 2017
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. D)	Jun. 23, 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)	Dec. 02, 2015
	User guide	LOGIC Pocket Data Book (Rev. B)	Jan. 16, 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection	Jul. 08, 2004
	User guide	Signal Switch Data Book (Rev. A)	Nov. 14, 2003
	More literature	Logic Cross-Reference (Rev. A)	Oct. 07, 2003
	Application note	TI IBIS File Creation, Validation, and Distribution Processes	Aug. 29, 2002
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)	Jun. 01, 1997
	Application note	Designing With Logic (Rev. C)	Jun. 01, 1997
	Application note	Input and Output Characteristics of Digital Integrated Circuits	Oct. 01, 1996
	Application note	Live Insertion	Oct. 01, 1996
	Application note	SN54/74HCT CMOS Logic Family Applications and Restrictions	May 01, 1996
	Application note	Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc	Apr. 01, 1996