Product details


Drivers per package 4 Switching voltage (Max) (V) 60 Output voltage (Max) (V) 60 Peak output current (mA) 100 Delay time (Typ) (ns) 1000 Input compatibility CMOS, TTL Vol @ lowest spec current (Typ) (mV) 900 Iout/ch (Max) (mA) 100 Iout_off (Typ) (uA) 100 Rating Catalog open-in-new Find other Low-side switches

Package | Pins | Size

PDIP (N) 14 181 mm² 19.3 x 9.4 SOIC (D) 14 52 mm² 8.65 x 6 open-in-new Find other Low-side switches


  • Designed for -52-V Battery Operation
  • 50-mA Output Current Capability
  • Input Compatible With TTL and CMOS
  • High Common-Mode Input Voltage Range
  • Very Low Input Current
  • Fail-Safe Disconnect Feature
  • Built-in Output Clamp Diode
  • Direct Replacement for National DS3680 and Fairchild uA3680

open-in-new Find other Low-side switches


The DS3680 telephone relay driver is a monolithic integrated circuit designed to interface -48-V relay systems to TTL or other systems in telephone applications. It is capable of sourcing up to 50 mA from standard -52-V battery power. To reduce the effects of noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a common-mode input range of ±20 V referenced to battery ground. The common-mode input voltages for the four drivers can be different, so a wide range of input elements can be accommodated. The high-impedance inputs are compatible with positive TTL and CMOS levels or negative logic levels. A clamp network is included in the driver outputs to limit high-voltage transients generated by the relay coil during switching. The complementary inputs ensure that the driver output is off as a fail-safe condition when either output is open.

The DS3680 is characterized for operation from 0°C to 70°C.

open-in-new Find other Low-side switches

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Quad Telephone Relay Driver datasheet (Rev. C) Sep. 01, 1995

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
PDIP (N) 14 View options
SOIC (D) 14 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​