Highest isolation rating, quad-channel, 2/2, reinforced digital isolator
Product details
Parameters
Package | Pins | Size
Features
- Signaling Rate: Up to 100 Mbps
- Wide Supply Range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level Translation
- Wide Temperature Range: –55°C to +125°C
- Low-Power Consumption, Typical 1.7 mA per Channel at 1 Mbps
- Low Propagation Delay: 11 ns Typical
(5-V Supplies) - Industry leading CMTI (Min): ±100 kV/µs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >40 Years
- Wide Body SOIC-16 Package and Extra-Wide Body SOIC-16 Package Options
- Safety and Regulatory Approvals:
- 8000-VPK Reinforced Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
- 5.7-kVRMS Isolation for 1 Minute per UL 1577
- CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 60601-1 End Equipment Standards
- CQC Certification per GB4943.1-2011
- TUV Certification per EN 61010-1 and EN 60950-1
- All DW Package Certifications Complete; DWW Package Certifications Complete per UL, VDE, TUV and Planned for CSA and CQC
All trademarks are the property of their respective owners.
Description
The ISO7842x device is a high-performance, quad-channel digital isolator with a 8000-VPK isolation voltage. This device has reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low-power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a silicon-dioxide (SiO2) insulation barrier.
This device comes with enable pins that can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The ISO7842 device has two forward and two reverse-direction channels. If the input power or signal is lost, the default output is high for the ISO7842 device and low for the ISO7842F device. See the Device Functional Modes section for further details.
Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the ISO7842 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.
The ISO7842 device is available in 16-pin SOIC wide-body (DW) and extra-wide body (DWW) packages.
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The ISO7842 provides galvanic isolation up to 5700 VRMS for 1 minute per UL and 8000 VPK per VDE. This device has four isolated channels comprised of a logic input and output buffer separated by a silicon dioxide (SiO2) insulation barrier. Used in conjunction with isolated power supplies, this (...)
Features
- 8000 VPK isolation per VDE0884-10 Ed 2.0
- 5.7 kVRMS isolation for 1 minute per UL 1577
- Signaling rate: 100 Mbps
- Isolation barrier life: > 25 years
Design tools & simulation
Reference designs
Design files
-
download TIDA-01037 BOM.pdf (235KB) -
download TIDA-01037 Assembly Drawing.pdf (973KB) -
download TIDA-01037 PCB.pdf (5793KB) -
download TIDA-01037 CAD Files.zip (4863KB) -
download TIDA-01037 Gerber.zip (496KB)
Design files
-
download TIDA-01590 BOM.pdf (63KB) -
download TIDA-01590 Assembly Drawing.pdf (411KB) -
download TIDA-01590 PCB.pdf (751KB) -
download TIDA-01590 CAD Files.zip (1101KB) -
download TIDA-01590 Gerber.zip (302KB)
- Significantly improves high frequency AC signal chain performance (SNR and THD) by (...)
Design files
-
download TIDA-01035 BOM.pdf (238KB) -
download TIDA-01035 Assembly Drawing.pdf (848KB) -
download TIDA-01035 PCB.pdf (4897KB) -
download TIDA-01035 CAD Files.zip (5420KB) -
download TIDA-01035 Gerber.zip (458KB)
- Maximizing sampling rate by minimizing propagation delay introduced by digital (...)
Design files
-
download TIDA-00732 BOM.pdf (80KB) -
download TIDA-00732 Assembly Drawing .pdf (467KB) -
download TIDA-00732 PCB Layer Plots .pdf (3526KB) -
download TIDA-00732 Gerber.zip (681KB) -
download TIDA-00732 CAD Files (Rev. A).zip (25672KB)
Design files
-
download TIDA-00448 BOM.pdf (99KB) -
download TIDA-00448 Assembly Files.zip (126KB) -
download TIDA-00448 PCB.pdf (121KB) -
download TIDA-00448 Gerber.zip (419KB) -
download TIDA-00448 CAD Files.zip (2434KB)
Design files
-
download TIDA-00267 Gerber.zip (236KB) -
download TIDA-00267 BOM (Rev. A).pdf (113KB)
Design files
-
download TIDA-00330 BOM.pdf (109KB) -
download TIDA-00330 CAD Files.zip (305KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
SOIC (DW) | 16 | View options |
SOIC (DWW) | 16 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.