Product details


VCC (Min) (V) 3.135 VCC (Max) (V) 3.6 Iq (Typ) (uA) 47000 Rating Catalog Operating temperature range (C) 0 to 70 open-in-new Find other Real-time clocks (RTCs) & timers

Package | Pins | Size

WQFN (RTV) 32 25 mm² 5 x 5 open-in-new Find other Real-time clocks (RTCs) & timers


  • Two Simultaneous LVDS Output Clocks with
    Selectable Frequencies and Hi-Z Capability:
    • SD Clock: 27 MHz or 67.5 MHz
    • HD Clock: 74.25 MHz, 74.25/1.001 MHz,
      148.5 MHz or 148.5/1.001 MHz
  • Low-Jitter Output Clocks May Be Directly
    Connected to an FPGA Serializer to Meet SMPTE
    SDI Jitter Specifications
  • Top of Frame (TOF) Pulse with Programmable
    Output Format Timing and Hi-Z Capability
  • Two reference ports (A and B) With H and V Sync
  • Supports Cross-Locking of Input and Output
  • External Loop Filter Allows Control of Loop
    Bandwidth, Jitter Transfer, and Lock Time
  • Free Run or Holdover Operation on Loss of
  • User-Defined Free Run Control Voltage Input
  • I2C Interface and Control Registers
  • 3.3-V and 2.5-V Supplies
open-in-new Find other Real-time clocks (RTCs) & timers


The LMH1982 device is a multi-rate video clock generator ideal for use in a wide range of 3-Gbps (3G), high-definition (HD), and standard-definition (SD) video applications, such as video synchronization, serial digital interface (SDI) serializer and deserializer (SerDes), video conversion, video editing, and other broadcast and professional video systems.

The LMH1982 can generate two simultaneous SD and HD clocks and a Top of Frame (TOF) pulse. In genlock mode, the device's phase locked loops (PLLs) can synchronize the output signals to H sync and V sync input signals applied to either of the reference ports. The input reference can have analog timing from Texas Instrument's LMH1981 multi-format video sync separator or digital timing from an SDI deserializer and should conform to the major SD and HD standards. When a loss of reference occurs, the device can default to free run operation where the output timing accuracy will be determined by the external bias on the free run control voltage input.

The LMH1982 can replace discrete PLLs and field-programmable gate array (FPGA) PLLs with multiple voltage controlled crystal oscillators (VCXOs). Only one 27.0000 MHz VCXO and loop filter are externally required for genlock mode. The external loop filter as well as programmable PLL parameters can provide narrow loop bandwidths to minimize jitter transfer. HD clock output jitter as low as 40 ps peak-to-peak can help designers using FPGA SerDes meet stringent SDI output jitter specifications.

The LMH1982 is offered in a space-saving 5 mm × 5 mm 32-pin WQFN package and provides low total power consumption of about 250 mW (typical).

open-in-new Find other Real-time clocks (RTCs) & timers

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Datasheet LMH1982 Multi-Rate Video Clock Generator With Genlock datasheet (Rev. D) Sep. 30, 2015
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) Apr. 05, 2017
User guide AN-1841 LMH1982 Evaluation Board User Guide (Rev. A) Apr. 26, 2013
Application note Demonst SMPTE-Compliant SDI Out Jittr Using LMH1982 & Virtx-5 GTP Xmittr (Rev. A) Apr. 26, 2013
Application note Triple Rate SDI IP FPGA Resource Utilization on SDXILEVK/AES-EXP-SDI-G Ref Dsgn (Rev. A) Apr. 26, 2013
More literature LMH1982 SD/HD Video Clock and Timing Generator with Genlock Capability Jan. 25, 2012
User guide Broadcast Video Owner's Manual Nov. 17, 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide

The LMH1982 evaluation board platform was designed by Texas Instruments to demonstrate the excellent clock jitter performance of the LMH1982 multi-rate video clock and timing generator in a genlock application with the LMH1981 multi-format video sync separator. The evaluation platform consists of (...)

Software development


Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
WQFN (RTV) 32 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​