SN54ALS09

ACTIVE

Military 4-ch, 2-input, 4.5-V to 5.5-V bipolar AND gates with open-collector outputs

Top

Product details

Parameters

Technology Family ALS Supply voltage (Min) (V) 4.5 Supply voltage (Max) (V) 5.5 Number of channels (#) 4 Inputs per channel 2 IOL (Max) (mA) 8 IOH (Max) (mA) 0 Input type Bipolar Output type Open-Collector Features High speed (tpd 10- 50ns) Data rate (Max) (Mbps) 75 Rating Military Operating temperature range (C) -55 to 125 open-in-new Find other AND gates

Package | Pins | Size

CDIP (J) 14 130 mm² 19.94 x 6.73 LCCC (FK) 20 79 mm² 8.89 x 8.89 open-in-new Find other AND gates

Features

  • Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

 

open-in-new Find other AND gates

Description

These devices contain four independent 2-input positive-AND gates. They perform the Boolean functions Y = A \x95 B or in positive logic. The open-collector outputs require pullup resistors to perform correctly. These outputs may be connected to other open-collector outputs to implement active-low wired-OR or active-high wired-AND functions. Open-collector devices are often used to generate higher VOH levels.

 

The SN54ALS09 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS09 is characterized for operation from 0°C to 70°C.

 

 

open-in-new Find other AND gates
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 13
Type Title Date
* Data sheet Quadruple 2-Input Positive-AND Gates With Open-Collector Outputs datasheet (Rev. B) Dec. 01, 1994
* SMD SN54ALS09 SMD 84142012A Jun. 21, 2016
Selection guide Logic Guide (Rev. AB) Jun. 12, 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guide LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application note TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
Application note Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) Aug. 01, 1997
Application note Designing With Logic (Rev. C) Jun. 01, 1997
Application note Input and Output Characteristics of Digital Integrated Circuits Oct. 01, 1996
Application note Live Insertion Oct. 01, 1996
Application note Advanced Schottky (ALS and AS) Logic Families Aug. 01, 1995

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

CAD/CAE symbols

Package Pins Download
CDIP (J) 14 View options
LCCC (FK) 20 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos