Home Logic & voltage translation Logic gates NOR gates
Home
Logic & voltage translation
Logic gates
NOR gates

SN74AUP1G02

ACTIVE

Single 2-input, 0.8-V to 3.6-V low power NOR gate

Order now
Data sheet

SN74AUP1G02

ACTIVE
Data sheet Order now

Product details

Technology family AUP Number of channels 1 Inputs per channel 2 IOL (max) (mA) 4 IOH (max) (mA) -4 Output type Push-Pull Input type Standard CMOS Features Over-voltage tolerant Inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 85
Technology family AUP Number of channels 1 Inputs per channel 2 IOL (max) (mA) 4 IOH (max) (mA) -4 Output type Push-Pull Input type Standard CMOS Features Over-voltage tolerant Inputs, Partial power down (Ioff), Very high speed (tpd 5-10ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 85
SOT-SC70 (DCK) 5 4.2 mm² (2 mm × 2.1 mm) USON (DRY) 6 1.45 mm² (1.45 mm × 1 mm) X2SON (DPW) 5 0.64 mm² (0.8 mm × 0.8 mm) SOT-23 (DBV) 5 8.12 mm² (2.9 mm × 2.8 mm) X2SON (DSF) 6 1 mm² (1 mm × 1 mm) SOT-5X3 (DRL) 5 2.56 mm² (1.6 mm × 1.6 mm) DSBGA (YFP) 6 1.4000000000000001 mm² (— mm × — mm)
  • Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch
  • Low Static-Power Consumption
    (ICC = 0.9 µA Max)
  • Low Dynamic-Power Consumption
    (Cpd = 4.3 pF Typ at 3.3 V)
  • Low Input Capacitance (Ci = 1.5 pF Typ)
  • Low Noise – Overshoot and Undershoot
    <10% of VCC
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Input Hysteresis Allows Slow Input Transition and Better Switching-Noise Immunity at the Input
    (Vhys = 250 mV Typ at 3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 4.6 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Available in the Ultra Small 0.64 mm2 Package (DPW) with 0.5-mm Pitch
  • Low Static-Power Consumption
    (ICC = 0.9 µA Max)
  • Low Dynamic-Power Consumption
    (Cpd = 4.3 pF Typ at 3.3 V)
  • Low Input Capacitance (Ci = 1.5 pF Typ)
  • Low Noise – Overshoot and Undershoot
    <10% of VCC
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Input Hysteresis Allows Slow Input Transition and Better Switching-Noise Immunity at the Input
    (Vhys = 250 mV Typ at 3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 4.6 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

This single 2-input positive-NOR gate performs the Boolean function Y = A + B or Y = A × B in positive logic.

This single 2-input positive-NOR gate performs the Boolean function Y = A + B or Y = A × B in positive logic.
filter Find other NOR gates
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
SN74AUC1G08 ACTIVE 1-ch, 2-input 0.8-V to 2.7-V ultra-high-speed (2.4 ns) AND gate Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G00 ACTIVE Single 2-input, 0.8-V to 2.7-V high speed NAND gate Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G240 ACTIVE Single 0.8-V to 2.7-V high speed inverter with 3-state outputs Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74LVC1G02 ACTIVE Single 2-input, 1.65-V to 5.5-V NOR gate Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUC1G32 ACTIVE 1-ch, 2-input 0.8-V to 2.7-V ultra-high-speed (2.4 ns) OR gate Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G126 ACTIVE Single 0.8-V to 2.7-V high speed buffer with 3-state outputs Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G17 ACTIVE Single 0.8-V to 2.7-V high speed buffer with Schmitt-Trigger inputs Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G125 ACTIVE Single 0.8-V to 2.7-V high speed buffer with 3-state outputs Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G04 ACTIVE Single 0.8-V to 2.7-V high speed inverter Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G79 ACTIVE Single Positive-Edge-Triggered D-Type Flip-Flop Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G14 ACTIVE Single 0.8-V to 2.7-V high speed inverter with Schmitt-Trigger inputs Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC2G34 ACTIVE 2-ch, 0.8-V to 2.7-V high speed buffers Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA
SN74AUC1G80 ACTIVE Single Positive-Edge-Triggered D-Type Flip-Flop Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA

Technical documentation

No results found. Please clear your search and try again.
View all 3
Top documentation Type Title Format options Date
* Data sheet SN74AUP1G02 Low-Power Single 2-Input Positive-NOR Gate datasheet (Rev. I) PDF | HTML Sep 6, 2016
Application brief Understanding Schmitt Triggers (Rev. B) PDF | HTML Apr 17, 2025
Application note Designing and Manufacturing with TI's X2SON Packages Aug 23, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

5-8-NL-LOGIC-EVM — Generic logic and translation EVM supporting 5 to 8 pin DPW, DQE, DRY, DSF, DTM, DTQ and DTT pkgs

Generic EVM designed to support any logic or translation device that has a DTT, DRY, DPW, DTM, DQE, DQM, DSF, or DTQ package. Board design allows for flexible evaluation.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

SN74AUP1G02 Behavioral SPICE Model

SCEM693.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74AUP1G02 IBIS Model (Rev. A)

SCEM435 (360 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SOT-SC70 (DCK) 5 Ultra Librarian
USON (DRY) 6 Ultra Librarian
X2SON (DPW) 5 Ultra Librarian
SOT-23 (DBV) 5 Ultra Librarian
X2SON (DSF) 6 Ultra Librarian
SOT-5X3 (DRL) 5 Ultra Librarian
DSBGA (YFP) 6 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos