SN74AUP2G08

ACTIVE

Low-Power Dual 2-Input Positive-AND Gate

Top

Product details

Parameters

Technology Family AUP VCC (Min) (V) 0.8 VCC (Max) (V) 3.6 Channels (#) 2 Inputs per channel 2 IOL (Max) (mA) 4 IOH (Max) (mA) -4 Input type Standard CMOS Output type Push-Pull Features Partial Power Down (Ioff), Over-Voltage Tolerant Inputs, Very High Speed (tpd 5-10ns) Data rate (Max) (Mbps) 100 Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other AND gate

Package | Pins | Size

DSBGA (YFP) 8 0 mm² .8 x 1.6 DSBGA (YZP) 8 3 mm² .928 x 1.928 UQFN (RSE) 8 2 mm² 2 x 1.5 VSSOP (DCU) 8 6 mm² 2 x 3.1 X2SON (DQE) 8 1 mm² 1.4 x 1 open-in-new Find other AND gate

Features

  • Available in the Texas Instruments NanoStar™ Package
  • Low Static-Power Consumption
    (ICC = 0.9 µA Max)
  • Low Dynamic-Power Consumption
    (Cpd = 4.3 pF Typ at 3.3 V)
  • Low Input Capacitance (Ci = 1.5 pF Typ)
  • Low Noise – Overshoot and Undershoot
    <10% of VCC
  • Ioff Supports Partial-Power-Down Mode Operation
  • Schmitt-Trigger Action Allows Slow Input Transition and
    Better Switching Noise Immunity at the Input
    (Vhys = 250 mV Typ at 3.3 V)
  • Wide Operating VCC Range of 0.8 V to 3.6 V
  • Optimized for 3.3-V Operation
  • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • tpd = 5.9 ns Max at 3.3 V
  • Suitable for Point-to-Point Applications
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model
      (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)

NanoStar is a trademark of Texas Instruments.

open-in-new Find other AND gate

Description

The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).

This dual 2-input positive-AND gate performs the Boolean function Y = A • B or Y = A\ + B\ in positive logic.

NanoStar™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

open-in-new Find other AND gate
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 6
Type Title Date
* Datasheet SN74AUP2G08 Low-Power Dual 2-Input Positive-AND Gate datasheet (Rev. C) Dec. 30, 2009
Selection guides Little Logic Guide 2018 (Rev. G) Jul. 06, 2018
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes How to Select Little Logic (Rev. A) Jul. 26, 2016
Application notes Understanding Schmitt Triggers Sep. 21, 2011
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
$10.00
Description
Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
Features
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

Design tools & simulation

SIMULATION MODELS Download
SCEM678.ZIP (7 KB) - PSpice Model

Reference designs

REFERENCE DESIGNS Download
Self-Powered AC Solid State Relay with MOSFETs Reference Design
TIDA-00377 — The self-powered AC solid state relay with MOSFETs reference design is a single relay replacement that enables efficient power management for a low-power alternative to standard electromechanical relays in thermostat applications. This SSR reference design is self-powered through the 24V AC power (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Software-Configurable Cardiac Pacemaker Detection Module Reference Design
TIDA-010005 — This reference design implements a compact hardware-based circuit to detect the pacemaker pulse during ECG measurement. It provides indication of valid pace signal through a flag and onboard LED. This design enables the user to configure various parameters of the pace signal (amplitude, rise time (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Ethernet Powerlink Development Platform Reference Design
TIDEP0028 The TIDEP0028 Ethernet Powerlink development platform combines the AM335x Sitara processor family from Texas Instruments (TI) and the Powerlink open media access control (MAC) layer into a single system-on-chip (SoC) solution. Targeted for Ethernet Powerlink slave communications, the TIDEP0028 (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
EMI/EMC Compliant Industrial Temp Dual Port Gigabit Ethernet PHY Reference Design
TIDA-00204 This design allows for performance evaluation of two industrial grade DP83867IR Gigabit Ethernet PHYs and Sitara™ host processors with integrated Ethernet MAC and Switch. It was developed to meet industrial requirements for EMI and EMC. The application firmware implements a driver for the PHY (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
EtherCAT Communications Dev Platform
TIDEP0001 Targeted for EtherCAT slave communications, this development platform allows designers to implement real-time EtherCAT communications standards in a broad range of industrial automation equipment. It enables low foot print designs in applications such as industrial automation, factory automation or (...)
document-generic Schematic
REFERENCE DESIGNS Download
Acontis EtherCAT Master Stack Reference Design
TIDEP0043 The acontis EC-Master EtherCAT Master stack is a highly portable software stack that can be used on various embedded platforms. The EC-Master supports the high performance TI Sitara MPUs,  it provides a sophisticated EtherCAT Master solution which customers can use to implement EtherCAT (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Parallel Redundancy Protocol (PRP) Ethernet Reference Design for Substation Automation
TIDEP0054 This TI Design implements a solution for high-reliability, low-latency network communications for substation automation equipment in Smart Grid transmission and distribution networks. It supports the Parallel Redundancy Protocol (PRP) specification in the IEC 62439 standard using the PRU-ICSS. This (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
PROFINET Communications Dev Platform
TIDEP0008 Targeted for PROFINET slave communications, this development platform allows designers to implement PROFINET communications standards in a broad range of industrial automation equipment. It enables low foot print designs in applications such as industrial automation, factory automation or industrial (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Multi-Protocol Industrial Communications
TIDEP0032 Industrial Ethernet for Industrial Automation exist in more than 30 industrial standards. Some of the well-established real-time Ethernet protocols, like EtherCAT, EtherNet/IP, PROFINET, Sercos III and PowerLink require dedicated MAC hardware support in terms of FPGA or ASICs. The Programmable (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
Sercos 3 on AM335x
TIDEP0010 The TIDEP0010 Sercos III communication development platform combines the AM335x Sitara processor family from Texas Instruments (TI) and the Sercos III media access control (MAC) layer into a single system-on-chip (SoC) solution. Targeted for Sercos III slave communications, the TIDEP0010 allows (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
SPI Master with Signal Path Delay Compensation Reference Design
TIDEP0033 The Programmable Real-time unit within the Industrial Communication Subsystem (PRU-ICSS) enables customers to support real-time critical applications without using FPGAs, CPLDs or ASICs.
This TI design describes the implementation of the SPI master protocol with signal path delay compensation on (...)
document-generic Schematic document-generic User guide
REFERENCE DESIGNS Download
High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Applications Reference Design
TIDEP0027 The TIDEP0027 High Performance Pulse Train Output (PTO) with PRU-ICSS for Industrial Application combines the AM335x Sitara processor family from Texas Instruments (TI) and the PTO module into a single system-on-chip (SoC) solution. The design is based on the TMDSICE3359 Industrial Communications (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
DSBGA (YFP) 8 View options
DSBGA (YZP) 8 View options
UQFN (RSE) 8 View options
VSSOP (DCU) 8 View options
X2SON (DQE) 8 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Simplifying Solid State Relay Control for Thermostat Designs

Learn to use simple logic devices to implement solid state relays that are found in modern thermostat designs.

Posted: 11-Jan-2019
Duration: 04:27

Related videos