The SN74CB3Q3245 device is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3245 device provides an optimized interface device designed for broadband communications, networking, and data-intensive computing systems.
The SN74CB3Q3245 device is organized as an 8-bit bus switch with a single output-enable ( OE) input. When OE is low, the bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the bus switch is OFF and a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when the device is powered down. The device has isolation during power off.
To verify the high-impedance state during power up or power down, OE must be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | SN74CB3Q3245 8-Bit FET Bus Switch 2.5V/3.3V Low-Voltage High-Bandwidth Bus Switch datasheet (Rev. C) | PDF | HTML | Aug 20, 2026 |
| Application note | Selecting the Correct Texas Instruments Signal Switch (Rev. E) | PDF | HTML | Jun 2, 2022 | |
| Application note | Multiplexers and Signal Switches Glossary (Rev. B) | PDF | HTML | Dec 1, 2021 | |
| Application brief | Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) | PDF | HTML | Jan 6, 2021 |
For additional terms or required resources, click any title below to view the detail page where available.
The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages. The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.
This reference design implements a cost-optimized high EMC immunity EtherCAT slave (dual ports) with SPI-interface to the application processor. The hardware design is capable of supporting multi-protocol industrial ethernet and field-busses using the AMIC110 industrial communications processor. (...)
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| TSSOP (PW) | 20 | Ultra Librarian |
| TVSOP (DGV) | 20 | Ultra Librarian |
| SSOP (DBQ) | 20 | Ultra Librarian |
| VQFN (RGY) | 20 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.