SN74CB3Q3245

ACTIVE

3.3-V, 1:1 (SPST), 8-channel FET bus switch

Top
3.3-V, 1:1 (SPST), 8-channel FET bus switch

SN74CB3Q3245

ACTIVE

Product details

Parameters

Configuration 1:1 SPST Number of channels (#) 8 Ron (Typ) (Ohms) 4 Bandwidth (MHz) 500 Operating temperature range (C) -40 to 85 Features Powered-off protection, Supports input voltage beyond supply Input/output continuous current (Max) (mA) 64 Rating Catalog CON (Typ) (pF) 9 Supply current (Typ) (uA) 1000 open-in-new Find other Analog switches/muxes

Package | Pins | Size

SSOP (DBQ) 20 52 mm² 8.65 x 6 TSSOP (PW) 20 42 mm² 6.5 x 6.4 TVSOP (DGV) 20 32 mm² 5 x 6.4 VQFN (RGY) 20 16 mm² 3.5 x 4.5 open-in-new Find other Analog switches/muxes

Features

  • High-Bandwidth Data Path (Up to 500 MHz)
  • Equivalent to IDTQS3VH384 Device
  • 5-V Tolerant I/Os with Device Powered-Up or Powered-Down
  • Low and Flat ON-State Resistance (ron) Characteristics Over Operating Range (ron = 4 Typical)
  • Rail-to-Rail Switching on Data I/O Ports
    • 0- to 5-V Switching With 3.3-V VCC
    • 0- to 3.3-V Switching With 2.5-V VCC
  • Bidirectional Data Flow, With Near-Zero Propagation Delay
  • Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio(OFF) = 3.5 pF Typical)
  • Fast Switching Frequency (fOE\ = 20 MHz Max)
  • Data and Control Inputs Provide Undershoot Clamp Diodes
  • Low Power Consumption (ICC = 1 mA Typical)
  • VCC Operating Range From 2.3 V to 3.6 V
  • Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
  • Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Performance Tested Per JESD 22
    • 2000-V Human-Body Model (A114-B, Class II)
    • 1000-V Charged-Device Model (C101)
  • Supports Both Digital and Analog Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

open-in-new Find other Analog switches/muxes

Description

The SN74CB3Q3245 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3245 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3245 is organized as an 8-bit bus switch with a single output-enable (OE\) input. When OE\ is low, the bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE\ is high, the bus switch is OFF and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

open-in-new Find other Analog switches/muxes
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 16
Type Title Date
* Datasheet SN74CB3Q3245 datasheet (Rev. B) Nov. 20, 2003
Application notes CBT-C, CB3T, and CB3Q Signal-Switch Families (Rev. A) Jun. 30, 2020
Application notes Selecting the Right Texas Instruments Signal Switch (Rev. B) Apr. 02, 2020
Application notes Multiplexers and Signal Switches Glossary Mar. 06, 2020
Technical articles Roll with the design punches and overcome power-sequencing challenges Jul. 29, 2019
Application notes Eliminate power Sequencing with powered-off protection signal switches (Rev. B) Jan. 15, 2019
Technical articles Is charge injection causing output voltage errors in your industrial control system? Oct. 18, 2018
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
More literature Digital Bus Switch Selection Guide (Rev. A) Nov. 10, 2004
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
User guides Signal Switch Data Book (Rev. A) Nov. 14, 2003
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes Bus FET Switch Solutions for Live Insertion Applications Feb. 07, 2003
Application notes CBT-C, CB3T, and CB3Q Signal-Switch Families Feb. 04, 2003

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

INTERFACE ADAPTERS Download
document-generic User guide
$10.00
Description

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

Features
  • Quick testing of TI's leaded surface mount packages 
  • Allows leaded suface mount packages to be plugged into 100mil spaced bread board 
  • Supports TI's 8 most popular leaded packages with a single panel


Design tools & simulation

SIMULATION MODELS Download
SCDM044A.ZIP (25 KB) - IBIS Model

Reference designs

REFERENCE DESIGNS Download
EtherCAT Slave and Multi-Protocol Industrial Ethernet Reference Design
TIDA-00299 This reference design implements a cost-optimized high EMC immunity EtherCAT slave (dual ports) with SPI-interface to the application processor. The hardware design is capable of supporting multi-protocol industrial ethernet and field-busses using the AMIC110 industrial communications processor. The (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
SSOP (DBQ) 20 View options
TSSOP (PW) 20 View options
TVSOP (DGV) 20 View options
VQFN (RGY) 20 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos