Product details

Technology Family LV1T Bits (#) 1 High input voltage (Min) (Vih) 1 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 1.65 Vout (Max) (V) 5.5 IOH (Max) (mA) -8 IOL (Max) (mA) 8
Technology Family LV1T Bits (#) 1 High input voltage (Min) (Vih) 1 High input voltage (Max) (Vih) 5.5 Vout (Min) (V) 1.65 Vout (Max) (V) 5.5 IOH (Max) (mA) -8 IOL (Max) (mA) 8
SOT-23 (DBV) 5 5 mm² 2.9 x 1.6 SOT-SC70 (DCK) 5 4 mm² 2 x 2.1
  • Single-supply voltage translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V VCC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V(1) to 1.8 V at 1.8-V VCC
    • 1.5 V(1) to 2.5 V at 2.5-V VCC
    • 1.8 V(1) to 3.3 V at 3.3-V VCC
    • 3.3 V to 5.0 V at 5.0-V VCC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V VCC
    • 3.3 V to 2.5 V at 2.5-V VCC
    • 5.0 V to 3.3 V at 3.3-V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8 mA Output Drive at 5 V
    • 7 mA Output Drive at 3.3 V
    • 3 mA Output Drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V VCC
  • 5 V tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65 mm (height 1.1 mm)
  • Latch-up performance exceeds 250 mA Per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the VIH/VIL and output drive for lower VCC condition.

  • Single-supply voltage translator at 5.0-V, 3.3-V, 2.5-V, and 1.8-V VCC
  • Operating range of 1.8 V to 5.5 V
  • Up translation:
    • 1.2 V(1) to 1.8 V at 1.8-V VCC
    • 1.5 V(1) to 2.5 V at 2.5-V VCC
    • 1.8 V(1) to 3.3 V at 3.3-V VCC
    • 3.3 V to 5.0 V at 5.0-V VCC
  • Down translation:
    • 3.3 V to 1.8 V at 1.8-V VCC
    • 3.3 V to 2.5 V at 2.5-V VCC
    • 5.0 V to 3.3 V at 3.3-V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8 mA Output Drive at 5 V
    • 7 mA Output Drive at 3.3 V
    • 3 mA Output Drive at 1.8 V
  • Characterized up to 50 MHz at 3.3-V VCC
  • 5 V tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65 mm (height 1.1 mm)
  • Latch-up performance exceeds 250 mA Per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the VIH/VIL and output drive for lower VCC condition.

The SN74LV1T08 is a single 2-input AND gate with reduced input thresholds to support voltage translation applications.

The SN74LV1T08 is a single 2-input AND gate with reduced input thresholds to support voltage translation applications.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet SN74LV1T08 Single Power Supply 2-Input Positive AND Gate CMOS Logic Level Shifter datasheet (Rev. C) PDF | HTML 09 Jun 2022
Application note LV1T Family of single supply translators (Rev. B) PDF | HTML 16 Dec 2022
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 Apr 2015
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic EVM supporting 5 through 8 pin DCK, DCT, DCU, DRL, and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74LV1T08 Behavioral SPICE Model

SCLM184.ZIP (7 KB) - PSpice Model
Simulation model

SN74LV1T08 IBIS Model (Rev. A)

SCLM105A.ZIP (45 KB) - IBIS Model
Reference designs

TIDA-00554 — DLP Ultra-mobile NIR Spectrometer for Portable Chemical Analysis with Bluetooth Connectivity

The ultra-mobile near-infrared (NIR) spectrometer reference design utilizes Texas Instruments' DLP technology in conjunction with a single-element InGaAs detector to deliver high performance measurements in a portable form factor that is more affordable than architectures using an expensive InGaAs (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
SC70 (DCK) 5 View options
SOT-23 (DBV) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos