SN74LVCH244A Octal Buffer/Driver With 3-State Outputs | TI.com

SN74LVCH244A
ACTIVE
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Octal Buffer/Driver With 3-State Outputs

Octal Buffer/Driver With 3-State Outputs - SN74LVCH244A
Datasheet
SN54LVCH244A, SN74LVCH244A datasheet (Rev. O)
 

Description

The SN54LVCH244A octal buffer/line driver is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVCH244A octal buffer/line driver is designed for 1.65-V to 3.6-V VCC operation.

These devices are organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, these devices pass data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Features

  • Operate From 1.65 V to 3.6 V
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 5.9 ns at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
  • Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V VCC)
  • Ioff Supports Partial-Power-Down Mode Operation
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

Parametrics

Compare all products in Non-Inverting buffer/driver Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) IOL (Max) (mA) IOH (Max) (mA) ICC (uA) Input type Output type Features Data rate (Mbps) Rating Operating temperature range (C) Package Group
SN74LVCH244A Order now LVC     1.65     3.6     8     24     -24     10     Standard CMOS     3-State     Balanced outputs
Very high speed (tpd 5-10ns)
Bus-hold    		 200     Catalog     -40 to 85     SOIC | 20
SO | 20
SSOP | 20
SSOP | 20
TSSOP | 20
TVSOP | 20
VQFN | 20    
SN54LVCH244A Samples not available LVC     2     3.6     8     24     -24     10     Standard CMOS     3-State     Balanced outputs
Very high speed (tpd 5-10ns)
Over-voltage tolerant inputs
Bus-hold    		 200     Military     -55 to 125     CDIP | 20
CFP | 20
LCCC | 20