SN74LVTH240 3.3-V ABT Octal Buffers/Drivers With 3-State Outputs | TI.com

SN74LVTH240 (ACTIVE) 3.3-V ABT Octal Buffers/Drivers With 3-State Outputs

3.3-V ABT Octal Buffers/Drivers With 3-State Outputs - SN74LVTH240
Datasheet
 

Description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are organized as two 4-bit buffer/line drivers with separate output-enable (OE)\ inputs. When OE\ is low, the devices pass data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Features

  • Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
  • Support Unregulated Battery Operation Down to 2.7 V
  • Typical VOLP (Output Ground Bounce)
       <0.8 V at VCC = 3.3 V, TA = 25°C
  • Ioff and Power-Up 3-State Support Hot Insertion
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 500 mA Per JESD 17
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)

Parametrics

Compare all products in Inverting buffer/driver Email Download to Excel
Part number Order Technology Family VCC (Min) (V) VCC (Max) (V) Channels (#) IOL (Max) (mA) IOH (Max) (mA) ICC (uA) Input type Output type Features Data rate (Mbps) Rating Operating temperature range (C) Package Group
SN74LVTH240 Order now LVT     2.7     3.6     8     64     -32     5000     TTL-Compatible CMOS     3-State     Ultra high speed (tpd <5ns)
Partial power down (Ioff)
Over-voltage tolerant inputs
Power up 3-state
Bus-hold    
320     Catalog     -40 to 85     SOIC | 20
SO | 20
SSOP | 20
TSSOP | 20    
SN54LVTH240 Samples not available LVT     2.7     3.6     8     48     -24     5000     TTL-Compatible CMOS     3-State     Ultra high speed (tpd <5ns)
Partial power down (Ioff)
Over-voltage tolerant inputs
Power up 3-state
Bus-hold    
320     Military     -55 to 125     CDIP | 20
CFP | 20
LCCC | 20