Top

Product details

Parameters

Output options Fixed Output Iout (Max) (A) 0.2 Vin (Max) (V) 5.5 Vin (Min) (V) 2 Vout (Max) (V) 3.6 Vout (Min) (V) 1.2 Fixed output options (V) 1.2, 1.5, 1.8, 1.65, 1.85, 2.5, 2.8, 2.85, 3, 3.3, 3.4, 3.6 Noise (uVrms) 26 Iq (Typ) (mA) 0.03 Thermal resistance θJA (°C/W) 160 Load capacitance (Min) (µF) 0.1 Rating Catalog Regulated outputs (#) 1 Features Enable, Soft Start Accuracy (%) 2 PSRR @ 100 KHz (dB) 52 Dropout voltage (Vdo) (Typ) (mV) 145 Operating temperature range (C) -40 to 125 open-in-new Find other Linear regulators (LDO)

Package | Pins | Size

DSBGA (YFF) 4 1 mm² .816 x .816 DSBGA (YFP) 4 0 mm² .816 x .816 PicoStar (YFM) 4 1 mm² .816 x .816 open-in-new Find other Linear regulators (LDO)

Features

  • Very Low Dropout:
    • 105 mV at IOUT = 150 mA
    • 145 mV at IOUT = 200 mA
  • Accuracy: 0.5% Typical
  • Low IQ: 35 µA
  • Available in Fixed-Output Voltages From
    0.7 V to 4.8 V
  • VIN Range: 2 V to 5.5 V
  • High PSRR: 70 dB at 1 kHz
  • Stable With Effective Capacitance of 0.1 µF
  • Thermal Shutdown and Overcurrent Protection
  • Available in an Ultra-Low Profile (0.15-mm Maximum Height) PicoStar Package Option

All trademarks are the property of their respective owners.

open-in-new Find other Linear regulators (LDO)

Description

The TLV705 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These devices are designed for power-sensitive applications, with a precision band gap. An error amplifier provides typical accuracy of 0.5%. Low output noise, very high power-supply rejection ratio (PSRR), and low dropout voltage make this series of LDOs ideal for a wide selection of battery-operated handheld equipment. All devices have a thermal shutdown and current limit for safety.

Furthermore, the TLV705 series is stable with an effective output capacitance of only 0.1 µF. This feature enables the use of cost-effective capacitors that have higher bias voltage and temperature derating. The devices regulate to the specified accuracy with zero output load. The TLV705P series also provides an active pulldown circuit to quickly discharge output.

The TLV705 and TLV705P series are both available in 0.77-mm × 0.77-mm DSBGA and PicoStar packages with three height options that are optimal for handheld applications.






open-in-new Find other Linear regulators (LDO)
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 7
Type Title Date
* Datasheet TLV705 200-mA, Low IQ, Low-Noise, Low-Dropout Regulator in Ultra-Small, 0.77-mm × 0.77-mm DSBGA and PicoStar datasheet (Rev. F) Apr. 03, 2017
Application note A Topical Index of TI LDO Application Notes (Rev. F) Jun. 27, 2019
Technical articles LDO basics: capacitor vs. capacitance Aug. 01, 2018
Technical articles LDO Basics: Preventing reverse current Jul. 25, 2018
Technical articles LDO basics: introduction to quiescent current Jun. 20, 2018
Technical articles LDO basics: noise – part 1 Jun. 14, 2017
User guide TLV705xxxEVM-596 User Guide Aug. 23, 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODEL Download
SBVM045.ZIP (32 KB) - PSpice Model
SIMULATION MODEL Download
SBVM046.ZIP (32 KB) - PSpice Model
SIMULATION MODEL Download
SBVM064.ZIP (33 KB) - PSpice Model
SIMULATION MODEL Download
SBVM124.ZIP (32 KB) - PSpice Model
SIMULATION MODEL Download
SBVM125.ZIP (32 KB) - PSpice Model
SIMULATION MODEL Download
SBVM178.ZIP (32 KB) - PSpice Model
SIMULATION MODEL Download
SBVM286.ZIP (21 KB) - PSpice Model
SIMULATION MODEL Download
SBVM287.ZIP (21 KB) - PSpice Model
SIMULATION MODEL Download
SBVM288.ZIP (21 KB) - PSpice Model
SIMULATION MODEL Download
SBVM289.ZIP (21 KB) - PSpice Model
SIMULATION MODEL Download
SBVM290.ZIP (21 KB) - PSpice Model
SIMULATION MODEL Download
SBVM436.ZIP (46 KB) - PSpice Model
SIMULATION MODEL Download
SBVM437.ZIP (46 KB) - PSpice Model
SIMULATION MODEL Download
SBVM467.ZIP (1 KB) - PSpice Model
SIMULATION MODEL Download
SBVM468.ZIP (1 KB) - PSpice Model
SIMULATION MODEL Download
SBVM655.ZIP (2 KB) - PSpice Model
SIMULATION MODEL Download
SBVM656.ZIP (71 KB) - PSpice Model
SIMULATION MODEL Download
SBVM657.ZIP (128 KB) - PSpice Model
SIMULATION MODEL Download
SBVM658.ZIP (2 KB) - PSpice Model

CAD/CAE symbols

Package Pins Download
DSBGA (YFF) 4 View options
DSBGA (YFP) 4 View options
DSLGA (YFM) 4 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos