Product details


DDR memory type DDR, DDR2, DDR3, DDR3L, DDR4, LPDDR2, LPDDR3 Control mode D-CAP, D-CAP2, S3, S4/S5 Iout VDDQ (Max) (A) 20 Iout VTT (Max) (A) 2 Iq (Typ) (mA) 0.6 Output VDDQ, VREF, VTT Vin (Min) (V) 3 Vin (Max) (V) 28 Features Complete Solution, Eco Mode, S3/S5 Support Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other DDR memory power ICs

Package | Pins | Size

WQFN (RUK) 20 9 mm² 3 x 3 open-in-new Find other DDR memory power ICs


  • Synchronous Buck Controller (VDDQ)
    • Conversion Voltage Range: 3 V to 28 V
    • Output Voltage Range: 0.7 V to 1.8 V
    • 0.8% VREF Accuracy
    • Selectable Control Architecture
      • D-CAP™ Mode for Fast Transient Response
      • D-CAP2™ Mode for Ceramic Output Capacitors
    • Selectable 300 kHz, 400 kHz, 500 kHz, or 670 kHz Switching Frequencies
    • Optimized Efficiency at Light and Heavy Loads with Auto-skip Function
    • Supports Soft-Off in S4 and S5 States
    • OCL/OVP/UVP/UVLO Protections
    • Powergood Output
  • 2-A LDO(VTT), Buffered Reference(VTTREF)
    • 2-A (Peak) Sink and Source Current
    • Buffered, Low Noise, 10-mA VTTREF Output
    • 0.8% VTTREF, 20-mV VTT Accuracy
    • Supports High-Z (S3) and Soft-Off (S4, S5)
  • Thermal Shutdown
  • 20-Pin, 3 mm × 3 mm, QFN Package
  • Create a WEBENCH Design
open-in-new Find other DDR memory power ICs


The TPS51916 device provides a complete power supply for DDR2, DDR3, DDR3L, and DDR4 memory systems in the lowest total cost and minimum space. It integrates a synchronous buck regulator controller (VDDQ) with a 2-A sink and 2-A source tracking LDO (VTT) and buffered low noise reference (VTTREF).

The device employs D-CAP™ mode coupled with 300 kHz or 400 kHz frequencies for ease-of-use and fast transient response or D-CAP2™ mode coupled with higher 500 kHz or 670 kHz frequencies to support ceramic output capacitor without an external compensation circuit. The VTTREF tracks VDDQ/2 within excellent 0.8% accuracy. The VTT, which provides 2-A sink and 2-A source peak current capabilities, requires only 10-µF of ceramic capacitance. A dedicated LDO supply input is available.

The device also provides excellent power supply performance. It supports flexible power state control, placing VTT at high-Z in S3 and discharging VDDQ, VTT and VTTREF (soft-off) in S4 or S5 state. Programmable OCL with low-side MOSFET RDS(on) sensing, OVP, UVP, UVLO and thermal shutdown protections are also available.


open-in-new Find other DDR memory power ICs

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet TPS51916 Complete DDR2, DDR3, DDR3L and DDR4 Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference datasheet (Rev. F) Dec. 19, 2018
Technical article What’s not in the power MOSFET data sheet part 2: voltage-dependent leakage currents Jul. 23, 2021
Selection guide Power Management Guide 2018 (Rev. R) Jun. 25, 2018
More literature Computing DDR DC-DC Power Solutions Aug. 22, 2012
User guide TPS51916EVM-746 User's Guide Aug. 19, 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide
The TPS51916EVM-746 evaluation module is a fully assembled and tested circuit for evaluating the TPS51916 low-dropout (LDO) regulator. The TPS51916 provides a complete power supply for DDR2, DDR3, DDR3L and DDR4 memory system in the lowest total cost and minimum space. The TPS51916 integrates a (...)
  • D-CAP2™-mode operation with all-ceramic VDDQ output capacitor
  • 20-Adc steady-state VDDQ output current
  • Supports VDDQ prebias start-up
  • SW1 and SW2 provides S3, S5 power control
  • Optional external VLDOIN voltage for efficiency and flexible operation
  • Convenient test points for probing critical waveforms

Design tools & simulation

SLUM206.ZIP (80 KB) - PSpice Model
SLUM265.TSC (253 KB) - TINA-TI Reference Design
SLUM266.ZIP (78 KB) - TINA-TI Spice Model

Reference designs

Sync Buck for Intel Atom E6xx Tunnel Creek (1.25V @ 10mA)
PMP5922 TI's Highest Power Density Low Input Voltage Complete Intel Atom E6xx (Tunnel Creek) power system designs; in 967mm2 this design has all the voltage regulators needed to power Intel's Atom E6xx CPU platform and fit onto a 70x70 or smaller COM Express Module used in Industrial Automation and Process (...)
document-generic Schematic document-generic User guide
Intel IMVP7 2nd Generation Core Mobile (Core i7) Power Management Reference Design
TIDA-00020 The Intel® Core i7 power management design is a reference design for the Intel® IMVP-7 Serial VID (SVID) power system. This design features an IMVP-7 3-phase CPU supply, a single-phase GPU Vcore supply, a 1.05-VCC IO supply, and a DDR3L/DDR4 memory rail. To greatly improve power density (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
WQFN (RUK) 20 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​