Produktdetails

Function Memory interface Output frequency (max) (MHz) 1200 Number of outputs 68 Output supply voltage (V) 1.2 Core supply voltage (V) 1.2 Features DDR2 register Operating temperature range (°C) -40 to 95 Rating Catalog Output type CMOS Input type CMOS
Function Memory interface Output frequency (max) (MHz) 1200 Number of outputs 68 Output supply voltage (V) 1.2 Core supply voltage (V) 1.2 Features DDR2 register Operating temperature range (°C) -40 to 95 Rating Catalog Output type CMOS Input type CMOS
NFBGA (ZNR) 253 108 mm² 13.5 x 8
  • DDR4RCD01 JEDEC Compliant
  • DDR4 RDIMM and LRDIMM up to
    DDR4-2400
  • 32 Bits 1-to-2 Register Outputs
  • 1-to-4 Differential Clock Buffer
  • 1.2V Operation
  • PLL with Internal Feedback
  • Configurable Driver Strength
  • Scalable Weak Driver
  • Programmable Latency
  • Output Driver Calibration
  • Address Mirroring and Inversion
  • DDR4 Full-Parity Operation
  • On-Chip Programmable VREF Generation
  • CA Bus Training Mode
  • I2C Interface Support
  • Up to 16-Logical Ranks Support
    for 3DS RDIMMs
    and LRDIMMs
  • Up to 4 Physical Ranks Support
    for RDIMMs and
    LRDIMMs

All trademarks are the property of their respective owners.

  • DDR4RCD01 JEDEC Compliant
  • DDR4 RDIMM and LRDIMM up to
    DDR4-2400
  • 32 Bits 1-to-2 Register Outputs
  • 1-to-4 Differential Clock Buffer
  • 1.2V Operation
  • PLL with Internal Feedback
  • Configurable Driver Strength
  • Scalable Weak Driver
  • Programmable Latency
  • Output Driver Calibration
  • Address Mirroring and Inversion
  • DDR4 Full-Parity Operation
  • On-Chip Programmable VREF Generation
  • CA Bus Training Mode
  • I2C Interface Support
  • Up to 16-Logical Ranks Support
    for 3DS RDIMMs
    and LRDIMMs
  • Up to 4 Physical Ranks Support
    for RDIMMs and
    LRDIMMs

All trademarks are the property of their respective owners.

The CAB4 is 32-bit 1:2 Command/Address/Control Buffer and 1:4 differential Clock Buffer designed for operation on DDR4 registered DIMMs with a 1.2 V VDD mode.

All inputs are pseudo-differential using external or internal voltage reference. All outputs are full swing CMOS drivers optimized to drive 15 to 50 Ω effective terminated traces in DDR4 RDIMM, LRDIMM and 3D-Stacked DIMM applications. The clock outputs, command/address outputs, control outputs, data buffer control outputs can be enabled in groups, and independently driven with different strengths to compensate for different DIMM net topologies. The DDR4 Register operates from a differential clock (CK_t and CK_c). Inputs are registered at the crossing of CK_t going HIGH, and CK_c going LOW. The input signals could be either re-driven to the outputs if one of the input signals DCS[n:0]_n is driven LOW or it could be used to access device internal control registers when certain input conditions are met.

The device is characterized in the operating temperature range from –40°C to 95°C.

The CAB4 is 32-bit 1:2 Command/Address/Control Buffer and 1:4 differential Clock Buffer designed for operation on DDR4 registered DIMMs with a 1.2 V VDD mode.

All inputs are pseudo-differential using external or internal voltage reference. All outputs are full swing CMOS drivers optimized to drive 15 to 50 Ω effective terminated traces in DDR4 RDIMM, LRDIMM and 3D-Stacked DIMM applications. The clock outputs, command/address outputs, control outputs, data buffer control outputs can be enabled in groups, and independently driven with different strengths to compensate for different DIMM net topologies. The DDR4 Register operates from a differential clock (CK_t and CK_c). Inputs are registered at the crossing of CK_t going HIGH, and CK_c going LOW. The input signals could be either re-driven to the outputs if one of the input signals DCS[n:0]_n is driven LOW or it could be used to access device internal control registers when certain input conditions are met.

The device is characterized in the operating temperature range from –40°C to 95°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Typ Titel Datum
* Data sheet CAB4A Registering Clock Driver with Parity for DDR4/DDR4L RDIMM & LRDIMM Applica datasheet (Rev. B) 11 Okt 2013

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins Herunterladen
NFBGA (ZNR) 253 Optionen anzeigen

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos