Produktdetails

Function Memory interface Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 340 Number of outputs 10 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 35 Features DDR2 PLL Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
Function Memory interface Additive RMS jitter (typ) (fs) 30 Output frequency (max) (MHz) 340 Number of outputs 10 Output supply voltage (V) 1.8 Core supply voltage (V) 1.8 Output skew (ps) 35 Features DDR2 PLL Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVCMOS Input type LVCMOS
NFBGA (NMK) 52 31.5 mm² 7 x 4.5 VQFN (RHA) 40 36 mm² 6 x 6
  • 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 10 MHz to 400 MHz
  • Low Current Consumption: <135 mA
  • Low Jitter (Cycle-Cycle): ±30 ps
  • Low Output Skew: 35 ps
  • Low Period Jitter: ±20 ps
  • Low Dynamic Phase Offset: ±15 ps
  • Low Static Phase Offset: ±50 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • 52-Ball µBGA (MicroStar™ Junior BGA, 0,65-mm pitch) and 40-Pin MLF
  • External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to the Input Clocks
  • Meets or Exceeds JESD82-8 PLL Standard for PC2-3200/4300
  • Fail-Safe Inputs

MicroStar is a trademark of Texas Instruments.

  • 1.8-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
  • Spread Spectrum Clock Compatible
  • Operating Frequency: 10 MHz to 400 MHz
  • Low Current Consumption: <135 mA
  • Low Jitter (Cycle-Cycle): ±30 ps
  • Low Output Skew: 35 ps
  • Low Period Jitter: ±20 ps
  • Low Dynamic Phase Offset: ±15 ps
  • Low Static Phase Offset: ±50 ps
  • Distributes One Differential Clock Input to Ten Differential Outputs
  • 52-Ball µBGA (MicroStar™ Junior BGA, 0,65-mm pitch) and 40-Pin MLF
  • External Feedback Pins (FBIN, FBIN) are Used to Synchronize the Outputs to the Input Clocks
  • Meets or Exceeds JESD82-8 PLL Standard for PC2-3200/4300
  • Fail-Safe Inputs

MicroStar is a trademark of Texas Instruments.

The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within the specified stabilization time.

The CDCU877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C.

The CDCU877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, CK) to ten differential pairs of clock outputs (Yn, Yn) and to one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CK, CK), the feedback clocks (FBIN, FBIN), the LVCMOS control pins (OE, OS), and the analog power input (AVDD). When OE is low, the clock outputs, except FBOUT/FBOUT, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or VDD. When OS is high, OE functions as previously described. When OS and OE are both low, OE has no affect on Y7/Y7, they are free running. When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, CK) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, FBIN) and the clock input pair (CK, CK) within the specified stabilization time.

The CDCU877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 4
Typ Titel Datum
* Data sheet 1.8V Phase Lock Loop Clock Driver datasheet (Rev. D) 05 Jul 2007
* User guide CTS MicroStar BGA Discontinued and Redesigned 08 Mai 2022
Application note DDR2 Memory Interface Clocks and Registers - Overview 25 Mär 2009
Application note Application Examples for CDCUx877x PLL family 07 Mai 2008

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

CDCU877 IBIS Model (Rev. A)

SCAC049A.ZIP (17 KB) - IBIS Model
Simulationsmodell

CDCU877A IBIS Model (Rev. A)

SCAC050A.ZIP (17 KB) - IBIS Model
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
NFBGA (NMK) 52 Ultra Librarian
VQFN (RHA) 40 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos