LMK00308

Name: LMK00308
Brand: TI
SKU: LMK00308
Price: 4.744 USD

AKTIV

3,1-GHz-Differenzialtaktpuffer/Pegelumsetzer mit 8 konfigurierbaren Ausgängen

Jetzt bestellen

Datenblatt

document-pdfAcrobat LMK00308 3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator datasheet (Rev. D) (Englisch) PDF | HTML

LMK00308

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Number of outputs

9

Additive RMS jitter (typ) (fs)

51

Core supply voltage (V)

3.3

Output supply voltage (V)

2.5, 3.3

Output skew (ps)

50

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

HCSL, LVCMOS, LVDS, LVPECL

Input type

CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL, XTAL

Number of outputs

9

Additive RMS jitter (typ) (fs)

51

Core supply voltage (V)

3.3

Output supply voltage (V)

2.5, 3.3

Output skew (ps)

50

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

HCSL, LVCMOS, LVDS, LVPECL

Input type

CML, HCSL, HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL, XTAL

WQFN (RTA)

40

36 mm² 6 x 6

3:1 Input Multiplexer:
- Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks
- One Crystal Input Accepts a 10 to 40 MHz Crystal or Single-Ended Clock
Two Banks with 4 Differential Outputs Each:
- LVPECL, LVDS, HCSL, or Hi-Z (Selectable Per Bank)
- LVPECL Additive Jitter with LMK03806 Clock Source at 156.25 MHz:
  - 20 fs RMS (10 kHz to 1 MHz)
  - 51 fs RMS (12 kHz to 20 MHz)
High PSRR: -65 / -76 dBc (LVPECL/LVDS) at 156.25 MHz
LVCMOS Output with Synchronous Enable Input
Pin-Controlled Configuration
V_CC Core Supply: 3.3 V ± 5%
3 Independent V_CCO Output Supplies: 3.3 V/2.5 V ± 5%
Industrial Temperature Range: -40°C to +85°C
40-lead WQFN (6 mm × 6 mm)

3:1 Input Multiplexer:
- Two Universal Inputs Operate up to 3.1 GHz and Accept LVPECL, LVDS, CML, SSTL, HSTL, HCSL, or Single-Ended Clocks
- One Crystal Input Accepts a 10 to 40 MHz Crystal or Single-Ended Clock
Two Banks with 4 Differential Outputs Each:
- LVPECL, LVDS, HCSL, or Hi-Z (Selectable Per Bank)
- LVPECL Additive Jitter with LMK03806 Clock Source at 156.25 MHz:
  - 20 fs RMS (10 kHz to 1 MHz)
  - 51 fs RMS (12 kHz to 20 MHz)
High PSRR: -65 / -76 dBc (LVPECL/LVDS) at 156.25 MHz
LVCMOS Output with Synchronous Enable Input
Pin-Controlled Configuration
V_CC Core Supply: 3.3 V ± 5%
3 Independent V_CCO Output Supplies: 3.3 V/2.5 V ± 5%
Industrial Temperature Range: -40°C to +85°C
40-lead WQFN (6 mm × 6 mm)

The LMK00308 is a 3-GHz, 8-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 4 differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00308 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.

The LMK00308 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

The LMK00308 is a 3-GHz, 8-output differential fanout buffer intended for high-frequency, low-jitter clock/data distribution and level translation. The input clock can be selected from two universal inputs or one crystal input. The selected input clock is distributed to two banks of 4 differential outputs and one LVCMOS output. Both differential output banks can be independently configured as LVPECL, LVDS, or HCSL drivers, or disabled. The LVCMOS output has a synchronous enable input for runt-pulse-free operation when enabled or disabled. The LMK00308 operates from a 3.3 V core supply and 3 independent 3.3 V/2.5 V output supplies.

The LMK00308 provides high performance, versatility, and power efficiency, making it ideal for replacing fixed-output buffer devices while increasing timing margin in the system.

filter

Andere Taktpuffer suchen

Herunterladen Video mit Transkript ansehen Video

The LMK00308 Evaluation Board allows functional and performance verification of the LMK00308 high-performance 8-output differential clock buffer device.

Benutzerhandbuch: PDF

Nicht verfügbar auf TI.com

Support-Software

CLOCKDESIGNTOOL — Clock Design Tool Software

The Clock Design Tool software helps with part selection, loop filter design and simulation of timing device solutions. When you enter desired output frequencies and a reference frequency (optional), the tool provides TI devices to meet the specified requirements, divider values and a recommended (...)

Unterstützte Produkte und Hardware

Herunterladen

Simulationsmodell

LMK00308 IBIS Model (Rev. A)

SNAM050A.ZIP (109 KB) - IBIS Model

Herunterladen

Designtool

CLOCK-TREE-ARCHITECT — Programmiersoftware Clock Tree Architect

Der Taktbaum-Architekt ist ein Taktbaum-Synthesetool, das Ihren Designprozess optimiert, indem es Taktbaumlösungen auf der Grundlage Ihrer Systemanforderungen erzeugt. Das Tool zieht Daten aus einer umfangreichen Datenbank von Taktgeberprodukten, um eine Multi-Chip-Taktlösung auf Systemebene zu (...)

Jetzt entwickeln

Designtool

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Unterstützte Produkte und Hardware

Download-Optionen

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)

Anfordern

Gehäuse	Pins	CAD-Symbole, Footprints und 3D-Modelle
WQFN (RTA)	40	Ultra Librarian

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Top-Dokumentation	Typ	Titel	Format-Optionen	Datum
*	Data sheet	LMK00308 3-GHz 8-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator datasheet (Rev. D)	PDF \| HTML	28 Mär 2016
	Application note	Sine to Square Wave Conversion Using Clock Buffers	PDF \| HTML	03 Sep 2024
	Application note	Clocking for PCIe Applications	PDF \| HTML	28 Nov 2023
	Technical article	Clock tree fundamentals: finding the right clocking devices for your design	PDF \| HTML	24 Mär 2021
	Application note	Clocking for Medical Ultrasound Systems (Rev. A)	PDF \| HTML	30 Sep 2020

LMK00308

3,1-GHz-Differenzialtaktpuffer/Pegelumsetzer mit 8 konfigurierbaren Ausgängen

LMK00308

Produktdetails

Ähnliche Produkte, die für Sie interessant sein könnten

Ähnliche Funktionalität wie verglichener Baustein

Technische Dokumentation

Design und Entwicklung

LMK00308EVM — LMK00308-Evaluierungsplatine

CLOCKDESIGNTOOL — Clock Design Tool Software

Unterstützte Produkte und Hardware

LMK00308 IBIS Model (Rev. A)

CLOCK-TREE-ARCHITECT — Programmiersoftware Clock Tree Architect

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

Unterstützte Produkte und Hardware

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos

Download-Möglichkeiten

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

Taktpuffer

Taktgeneratoren

Takt-Jitter-Cleaner

Oszillatoren

HF-PLLs und Synthesizer

Hardware-Entwicklung

Dokumentation

Versionsinformationen

Neuheiten

Download-Möglichkeiten

CLOCKDESIGNTOOL — Clock Design Tool Software

Taktgeneratoren

Taktpuffer

Takt-Jitter-Cleaner

HF-PLLs und Synthesizer

Versionsinformationen