Produktdetails

Rating Catalog Ground offset voltage (max) (V) 80 Bits (#) 4 Topology Push-Pull Applications GPIO, I2S, PCM, SPI Forward/reverse channels 3 forward / 1 reverse Isolation rating Functional Data rate (max) (Mbps) 250 Prop delay (ns) 5.9 CMTI (V/µs) 250 Technology family TXG Vin (min) (V) 1.71 Vin (max) (V) 5.5 Output type 3-State Vout (min) (V) 1.71 Vout (max) (V) 5.5 Current consumption per channel (1 Mbps) (typ) (mA) 3.3 Features Partial power down (Ioff)
Rating Catalog Ground offset voltage (max) (V) 80 Bits (#) 4 Topology Push-Pull Applications GPIO, I2S, PCM, SPI Forward/reverse channels 3 forward / 1 reverse Isolation rating Functional Data rate (max) (Mbps) 250 Prop delay (ns) 5.9 CMTI (V/µs) 250 Technology family TXG Vin (min) (V) 1.71 Vin (max) (V) 5.5 Output type 3-State Vout (min) (V) 1.71 Vout (max) (V) 5.5 Current consumption per channel (1 Mbps) (typ) (mA) 3.3 Features Partial power down (Ioff)
SOT-23-THN (DYY) 14 13.692 mm² 4.2 x 3.26
  • Supports DC shifts up to ±80V
  • AC Noise Rejection of 140VPP up to 1MHz
  • CMTI of 250V/µs
  • Low Prop Delay (<5ns) and Ch-Ch Skew (0.35ns)
  • Greater than 250Mbps
  • Low power consumption (0.65mA per channel at 1Mbps, 1.8V)
  • Fully configurable dual-rail design allows each port to operate from 1.71V to 5.5V
  • 4, 2, 1 channel devices with multiple configurations will be available
  • Two device variants:
    • TXG8041: 3 forward, 1 reverse
    • TXG8042: 2 forward, 2 reverse
  • Supports VCC disconnect feature (I/Os are forced into high-Z)
  • Schmitt-trigger inputs allows for slow and noisy signals
  • Inputs with integrated static pull-down resistors prevent channels from floating
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100mA per JESD 78, class II
    • ESD protection exceeds JESD 22
    • 4000V human-body model
    • 500V charged-device model
  • Package options provided:
    • DYY (SOT-14)
    • DBQ (QSOP-16)
  • Supports DC shifts up to ±80V
  • AC Noise Rejection of 140VPP up to 1MHz
  • CMTI of 250V/µs
  • Low Prop Delay (<5ns) and Ch-Ch Skew (0.35ns)
  • Greater than 250Mbps
  • Low power consumption (0.65mA per channel at 1Mbps, 1.8V)
  • Fully configurable dual-rail design allows each port to operate from 1.71V to 5.5V
  • 4, 2, 1 channel devices with multiple configurations will be available
  • Two device variants:
    • TXG8041: 3 forward, 1 reverse
    • TXG8042: 2 forward, 2 reverse
  • Supports VCC disconnect feature (I/Os are forced into high-Z)
  • Schmitt-trigger inputs allows for slow and noisy signals
  • Inputs with integrated static pull-down resistors prevent channels from floating
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100mA per JESD 78, class II
    • ESD protection exceeds JESD 22
    • 4000V human-body model
    • 500V charged-device model
  • Package options provided:
    • DYY (SOT-14)
    • DBQ (QSOP-16)

The TXG804x is a 4-bit, fixed direction, non-galvanic based voltage and ground-level translator that supports both logic-level shifting between 1.71V to 5.5V and ground-level shifting up to ±80V. Compared to traditional level shifters, the TXG804x family solves the challenges of voltage translation across different ground levels. The Simplified Diagram shows a common use case where DC shift occurs between GNDA to GNDB due to parasitic resistance or capacitance.

VCCA is referenced to GNDA and VCCB is referenced to GNDB. Ax pins are referenced to VCCA logic level while Bx pins are referenced to VCCB logic levels. Both A port and B port accept voltages from 1.71V to 5.5V. This device includes two enable pins that place the respective outputs in a high-impedance state when the OE pin is connected to GND or left floating. In the event of input power or signal loss, the output is default low when OE is High (refer to ). The leakage between GNDA and GNDB is 70nA when VCC to GND is shorted.

The TXG804x device helps improve noise immunity and power sequencing across different ground domains while providing low power consumption, latency, and channel-to-channel skew. TXG804x supresses noise levels of 140PP up to 1MHz (Figure 7-3). This device supports multiple interfaces such as SPI, UART, GPIO, and I2S.

The TXG804x is a 4-bit, fixed direction, non-galvanic based voltage and ground-level translator that supports both logic-level shifting between 1.71V to 5.5V and ground-level shifting up to ±80V. Compared to traditional level shifters, the TXG804x family solves the challenges of voltage translation across different ground levels. The Simplified Diagram shows a common use case where DC shift occurs between GNDA to GNDB due to parasitic resistance or capacitance.

VCCA is referenced to GNDA and VCCB is referenced to GNDB. Ax pins are referenced to VCCA logic level while Bx pins are referenced to VCCB logic levels. Both A port and B port accept voltages from 1.71V to 5.5V. This device includes two enable pins that place the respective outputs in a high-impedance state when the OE pin is connected to GND or left floating. In the event of input power or signal loss, the output is default low when OE is High (refer to ). The leakage between GNDA and GNDB is 70nA when VCC to GND is shorted.

The TXG804x device helps improve noise immunity and power sequencing across different ground domains while providing low power consumption, latency, and channel-to-channel skew. TXG804x supresses noise levels of 140PP up to 1MHz (Figure 7-3). This device supports multiple interfaces such as SPI, UART, GPIO, and I2S.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 3
Typ Titel Datum
* Data sheet TXG804x 4-bit , ± 80V Ground-Level Translator datasheet PDF | HTML 30 Mai 2025
Technical article Uneven grounds? Address offset challenges with novel ground-level translators (Rev. A) PDF | HTML 05 Jun 2025
Product overview TI's Latest Ground-Level Translators PDF | HTML 07 Mai 2025

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML
Evaluierungsplatine

TXG-4CH-EVM — TXG-Evaluierungsmodul für vierkanaligen Erdungspegelumsetzer

TXG-4CH-EVM ist ein Evaluierungsmodul (EVM) zum Bewerten der vierkanaligen Erdungspegelumsetzer der TXGx04x-Produktfamilie. Das EVM unterstützt mehrere Gehäuseoptionen, darunter das 16-polige DBQ, das 14-polige DYY und das 14-polige RUC. Das EVM verfügt über mehrere Messpunkte und (...)
Benutzerhandbuch: PDF | HTML
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOT-23-THN (DYY) 14 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos