ADC12QJ1600-SEP

Name: ADC12QJ1600-SEP
Brand: TI
SKU: ADC12QJ1600-SEP
Price: 3497 USD

ACTIVO

ADC cuádruple de 1.6 GSPS, 30 krad, 12 bits y con tolerancia a la radiación, con interfaz JESD204C

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat ADC12QJ1600-SEP Quad Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A) (Inglés) PDF | HTML

ADC12QJ1600-SEP

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps)

1600

Resolution (Bits)

12

Number of input channels

4

Interface type

JESD204B, JESD204C

Analog input BW (MHz)

6000

Features

Ultra High Speed

Rating

Space

Peak-to-peak input voltage range (V)

0.8

Power consumption (typ) (mW)

1910

Architecture

Folding Interpolating

SNR (dB)

57.4

ENOB (Bits)

9

SFDR (dB)

64

Operating temperature range (°C)

-55 to 125

Input buffer

Yes

Radiation, TID (typ) (krad)

30

Radiation, SEL (MeV·cm2/mg)

43

Sample rate (max) (Msps)

1600

Resolution (Bits)

12

Number of input channels

4

Interface type

JESD204B, JESD204C

Analog input BW (MHz)

6000

Features

Ultra High Speed

Rating

Space

Peak-to-peak input voltage range (V)

0.8

Power consumption (typ) (mW)

1910

Architecture

Folding Interpolating

SNR (dB)

57.4

ENOB (Bits)

9

SFDR (dB)

64

Operating temperature range (°C)

-55 to 125

Input buffer

Yes

Radiation, TID (typ) (krad)

30

Radiation, SEL (MeV·cm2/mg)

43

FCCSP (ALR)

144

100 mm² 10 x 10

Radiation Tolerance:
- Total Ionizing Dose (TID): 30krad (Si)
- Single Event Latchup (SEL): 43 MeV-cm2/mg
- Single Event Upset (SEU) immune registers
Space-enhanced plastic (space EP):
- Meets ASTM E595 outgassing specification
- Vendor item drawing (VID) V62/22610
- Temperature range: –55°C to 125°C
- One fabrication, assembly, and test site
- Wafer lot traceability
- Extended product life cycle
- Extended product change notification
ADC Core:
- Resolution: 12 Bit
- Maximum sampling rate: 1.6GSPS
- Non-interleaved architecture
- Internal dither reduces high-order harmonics
Performance specifications (–1dBFS):
- SNR (100 MHz): 57.4dBFS
- ENOB (100 MHz): 9.1 Bits
- SFDR (100 MHz): 64dBc
- Noise floor (–20 BFS): –147dBFS
Full-scale input voltage: 800mVPP-DIFF
Full-power input bandwidth: 6GHz
JESD204C Serial data interface:
- Support for 2 to 8 total SerDes lanes
- Maximum baud-rate: 17.16Gbps
- 64B/66B and 8B/10B encoding modes
- Subclass-1 support for deterministic latency
- Compatible with JESD204B receivers
Optional internal sampling clock generation
- Internal PLL and VCO (7.2 – 8.2GHz)
SYSREF Windowing eases synchronization
Four clock outputs simplify system clocking
- Reference clocks for FPGA or adjacent ADC
- Reference clock for SerDes transceivers
Timestamp input and output for pulsed systems
Power consumption (1GSPS): 1.9W
Power supplies: 1.1V, 1.9V

Radiation Tolerance:
- Total Ionizing Dose (TID): 30krad (Si)
- Single Event Latchup (SEL): 43 MeV-cm2/mg
- Single Event Upset (SEU) immune registers
Space-enhanced plastic (space EP):
- Meets ASTM E595 outgassing specification
- Vendor item drawing (VID) V62/22610
- Temperature range: –55°C to 125°C
- One fabrication, assembly, and test site
- Wafer lot traceability
- Extended product life cycle
- Extended product change notification
ADC Core:
- Resolution: 12 Bit
- Maximum sampling rate: 1.6GSPS
- Non-interleaved architecture
- Internal dither reduces high-order harmonics
Performance specifications (–1dBFS):
- SNR (100 MHz): 57.4dBFS
- ENOB (100 MHz): 9.1 Bits
- SFDR (100 MHz): 64dBc
- Noise floor (–20 BFS): –147dBFS
Full-scale input voltage: 800mVPP-DIFF
Full-power input bandwidth: 6GHz
JESD204C Serial data interface:
- Support for 2 to 8 total SerDes lanes
- Maximum baud-rate: 17.16Gbps
- 64B/66B and 8B/10B encoding modes
- Subclass-1 support for deterministic latency
- Compatible with JESD204B receivers
Optional internal sampling clock generation
- Internal PLL and VCO (7.2 – 8.2GHz)
SYSREF Windowing eases synchronization
Four clock outputs simplify system clocking
- Reference clocks for FPGA or adjacent ADC
- Reference clock for SerDes transceivers
Timestamp input and output for pulsed systems
Power consumption (1GSPS): 1.9W
Power supplies: 1.1V, 1.9V

ADC12QJ1600-SEP is a quad channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of mulch-chanel communications systems.

Full-power input bandwidth (-3 dB) of 6 GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.

ADC12QJ1600-SEP is a quad channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of mulch-chanel communications systems.

Full-power input bandwidth (-3 dB) of 6 GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

JESD204C serialized interface decreases system size by reducing the amount of printed circuit board (PCB) routing. Interface modes support from 2 to 8 lanes (dual and quad channel devices) or 1 to 4 lanes (for the single channel device), with SerDes baud-rates up to 17.16Gbps, to allow the optimal configuration for each application.

filter

Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)

Descargar Ver vídeo con transcripción Video

Documentación técnica

star

=Principal documentación para este producto seleccionada por TI

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 2

	Tipo	Título		Fecha
*	Data sheet	ADC12QJ1600-SEP Quad Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (ADC) with JESD204C Interface datasheet (Rev. A)	PDF \| HTML	24 feb 2025
*	Radiation & reliability report	ADC12QJ1600-SEP Production Flow and Reliability Report (Rev. A)	PDF \| HTML	12 mar 2025

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC12QJ1600EVM — Módulo de evaluación de ADC12QJ1600 para ADC de cuatro canales, 12 bits y 1,6 GSPS con interfaz JESD

El EVM ADC12QJ1600 está diseñado para evaluar la familia ADC12QJ1600-Q1 de ADC de alta velocidad. El EVM está poblado con el ADC12QJ1600-Q1, un ADC de 12 bits, cuatro canales y 1.6 GSPS con interfaz JESD204B y permite la evaluación de todas las frecuencias de muestreo y dispositivos automotrices o (...)

Guía del usuario: PDF

No disponible en TI.com

Modelo de simulación

ADC09xJ800, ADC09xJ1300, ADC12xJ800 and ADC12xJ1600 IBIS-AMI Model (Rev. A)

SBAM512A.ZIP (22293 KB) - IBIS-AMI Model

Descargar

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® para TI es un entorno de diseño y simulación que ayuda a evaluar la funcionalidad de los circuitos analógicos. Esta completa suite de diseño y simulación utiliza un motor de análisis analógico de Cadence®. Disponible sin ningún costo, PSpice para TI incluye una de las bibliotecas de modelos (...)

Solicitar

Encapsulado	Pines	Símbolos CAD, huellas y modelos 3D
FCCSP (ALR)	144	Ultra Librarian

Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

ADC12QJ1600-SEP

ADC cuádruple de 1.6 GSPS, 30 krad, 12 bits y con tolerancia a la radiación, con interfaz JESD204C

ADC12QJ1600-SEP

Detalles del producto

Documentación técnica

Diseño y desarrollo

ADC12QJ1600EVM — Módulo de evaluación de ADC12QJ1600 para ADC de cuatro canales, 12 bits y 1,6 GSPS con interfaz JESD

ADC09xJ800, ADC09xJ1300, ADC12xJ800 and ADC12xJ1600 IBIS-AMI Model (Rev. A)

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Serie de videos

Videos