Detalles del producto

Number of outputs 2 Additive RMS jitter (typ) (fs) 370 Core supply voltage (V) 1.8 Output supply voltage (V) 1.8 Output skew (ps) 500 Operating temperature range (°C) -40 to 85 Rating Catalog Output type SQUARE Input type SINE, SQUARE
Number of outputs 2 Additive RMS jitter (typ) (fs) 370 Core supply voltage (V) 1.8 Output supply voltage (V) 1.8 Output skew (ps) 500 Operating temperature range (°C) -40 to 85 Rating Catalog Output type SQUARE Input type SINE, SQUARE
DSBGA (YFP) 8 1.8 mm² (— mm × — mm)
  • Low Additive Noise:
    • –149dBc/Hz at 10kHz Offset Phase Noise
    • 0.37ps (RMS) Output Jitter
  • Limited Output Slew Rate for EMI Reduction (1ns to 5ns Rise/Fall Time for 10pF to 50pF Loads)
  • Adaptive Output Stage Controls Reflection
  • Regulated 1.8V Externally Available I/O Supply
  • Ultra-Small 8-bump YFP 0.4mm Pitch WCSP (0.8mm × 1.6mm)
  • ESD Performance Exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (JESD22-C101-A Level III)
  • Low Additive Noise:
    • –149dBc/Hz at 10kHz Offset Phase Noise
    • 0.37ps (RMS) Output Jitter
  • Limited Output Slew Rate for EMI Reduction (1ns to 5ns Rise/Fall Time for 10pF to 50pF Loads)
  • Adaptive Output Stage Controls Reflection
  • Regulated 1.8V Externally Available I/O Supply
  • Ultra-Small 8-bump YFP 0.4mm Pitch WCSP (0.8mm × 1.6mm)
  • ESD Performance Exceeds JESD 22
    • 2000V Human-Body Model (A114-A)
    • 1000V Charged-Device Model (JESD22-C101-A Level III)

The CDC3RL02 is a two-channel clock fan-out buffer and is designed for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. The device buffers a single clock source, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK_REQ1 and CLK_REQ2), each input can enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3V signal (peak-to-peak). CDC3RL02 is designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3V to 5.5V and outputs 1.8V, 50mA. This 1.8V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

The CDC3RL02 is offered in a 0.4mm pitch die size ball grid array (DSBGA) package (0.8mm × 1.6mm), also known as wafer-level chip-scale (WCSP) package, and is optimized for very low standby current consumption.

The CDC3RL02 is a two-channel clock fan-out buffer and is designed for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. The device buffers a single clock source, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK_REQ1 and CLK_REQ2), each input can enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3V signal (peak-to-peak). CDC3RL02 is designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3V to 5.5V and outputs 1.8V, 50mA. This 1.8V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

The CDC3RL02 is offered in a 0.4mm pitch die size ball grid array (DSBGA) package (0.8mm × 1.6mm), also known as wafer-level chip-scale (WCSP) package, and is optimized for very low standby current consumption.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos CDC3RL02 Low Phase-Noise Two-Channel Clock Fan-Out Buffer datasheet (Rev. H) PDF | HTML 9/10/2024

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

CDC3RL02 IBIS Model

SCHM006.ZIP (47 KB) - Modelo IBIS
Productos y hardware compatibles
Herramienta de diseño

CLOCK-TREE-ARCHITECT — Software de programación de diseño de árbol de reloj

La herramienta de síntesis de tipo árbol de reloj “arquitecto de tipo árbol de reloj” agiliza el proceso de diseño al generar soluciones de árbol de reloj en función de los requisitos del sistema. La herramienta extrae datos de una amplia base de datos de productos de relojes para generar una (...)

Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
DSBGA (YFP) 8 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos