Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL
Inicio
Interfaz
Circuitos integrados LVDS, M-LVDS y PECL

DS92LV040A

ACTIVO

Transceptor LVDS de bus de 4 canales

Haga su pedido ahora
Hoja de datos

DS92LV040A

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Transceiver Protocols BLVDS Number of transmitters 4 Number of receivers 4 Signaling rate (Mbps) 155 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols BLVDS Number of transmitters 4 Number of receivers 4 Signaling rate (Mbps) 155 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
WQFN (NJN) 44 49 mm² (7 mm × 7 mm)
  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)
  • Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver 3.2 ns Max
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns Receiver Typical
  • High Signaling Rate Capability (above 155 Mbps)
  • 0.1 V to 2.3 V Common Mode Range for
    VID = 200 mV
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port Pins
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver Disabled)
  • Light Bus Loading (5 pF Typical) per Bus LVDS Load
  • Balanced Output Impedance
  • Product Offered in 44 Pin WQFN Package
  • High Impedance Bus Pins on Power Off
    (VCC = 0 V)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3-V LVTTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation while consuming minimal power and reducing EMI. In addition, the differential signaling provides common mode noise rejection greater than ±1 V.

The receiver threshold is less than +0/−70 mV. The receiver translates the differential Bus LVDS to standard (LVTTL/LVCMOS) levels. (See the Application Information Section for more details.)
filter Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
DS92LV010A ACTIVO Transceptor LVDS único de bus de 3.3 V/5.0 V 1T/1R, includes VIO, and slower speed (1Mbps)

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos DS92LV040A 4 Channel Bus LVDS Transceiver datasheet (Rev. E) PDF | HTML 9/01/2018

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

DS92LV040A IBIS Model

SNOM273.ZIP (32 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
WQFN (NJN) 44 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos