SN65LVDS048A

ACTIVO

Receptor LVDS cuádruple con configuración de pines de flujo

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat LVDS Quad Differential Line Receiver datasheet (Rev. B) (Inglés)

SN65LVDS048A

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Function

Receiver

Protocols

LVDS

Number of transmitters

0

Number of receivers

4

Signaling rate (Mbps)

400

Input signal

LVDS

Output signal

LVTTL, TTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Receiver

Protocols

LVDS

Number of transmitters

0

Number of receivers

4

Signaling rate (Mbps)

400

Input signal

LVDS

Output signal

LVTTL, TTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

TSSOP (PW)

16

32 mm² (5 mm × 6.4 mm)

SOIC (D)

16

59.4 mm² (9.9 mm × 6 mm)

>400 Mbps (200 MHz) Signaling Rates
Flow-Through Pinout Simplifies PCB Layout
50 ps Channel-to-Channel Skew (Typ)
200 ps Differential Skew (Typ)
Propagation Delay Times 2.7 ns (Typ)
3.3-V Power Supply Design
High Impedance LVDS Inputs on Power Down
Low-Power Dissipation (40 mW at 3.3 V Static)
Accepts Small Swing (350 mV) Differential Signal Levels
Supports Open, Short, and Terminated Input Fail-Safe
Industrial Operating Temperature Range (–40°C to 85°C)
Conforms to TIA/EIA-644 LVDS Standard
Available in SOIC and TSSOP Packages
Pin-Compatible With DS90LV048A From National

>400 Mbps (200 MHz) Signaling Rates
Flow-Through Pinout Simplifies PCB Layout
50 ps Channel-to-Channel Skew (Typ)
200 ps Differential Skew (Typ)
Propagation Delay Times 2.7 ns (Typ)
3.3-V Power Supply Design
High Impedance LVDS Inputs on Power Down
Low-Power Dissipation (40 mW at 3.3 V Static)
Accepts Small Swing (350 mV) Differential Signal Levels
Supports Open, Short, and Terminated Input Fail-Safe
Industrial Operating Temperature Range (–40°C to 85°C)
Conforms to TIA/EIA-644 LVDS Standard
Available in SOIC and TSSOP Packages
Pin-Compatible With DS90LV048A From National

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

The SN65LVDS048A is a quad differential line receiver that implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3.3-V supply rail. Any of the quad differential receivers will provide a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS048A is characterized for operation from –40°C to 85°C.

filter

Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new

Comparar alternativas

Funcionalidad similar a la del dispositivo comparado

SN65LVDS047

ACTIVO

Controlador LVDS cuádruple con configuración de pines de flujo Receiver variant

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 6

Documentación principal	Tipo	Título	Opciones de formato	Fecha
*	Hoja de datos	LVDS Quad Differential Line Receiver datasheet (Rev. B)		3/09/2002
	Nota sobre la aplicación	Introduction to HVDC Architecture and Solutions for Control and Protection (Rev. C)	PDF \| HTML	19/05/2026
	Application brief	LVDS to Improve EMC in Motor Drives		27/09/2018
	Application brief	How Far, How Fast Can You Operate LVDS Drivers and Receivers?		3/08/2018
	Application brief	How to Terminate LVDS Connections with DC and AC Coupling		16/05/2018
	Nota sobre la aplicación	An Overview of LVDS Technology		5/10/1998

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación