SN65LVDS104

Name: SN65LVDS104
Brand: TI
SKU: SN65LVDS104
Price: 2.296 USD

ACTIVO

1:4 Búfer de salida del ventilador del reloj LVDS

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat SN65LVDS10x 4-Port LVDS and 4-Port TTL-to-LVDS Repeaters datasheet (Rev. G) (Inglés) PDF | HTML

SN65LVDS104

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Function

Receiver, Repeater

Protocols

LVDS

Number of transmitters

4

Number of receivers

1

Supply voltage (V)

3.3

Signaling rate (MBits)

400

Input signal

LVDS

Output signal

BTL, CTT, GTL, HSTL, LVCMOS, LVDS, LVPECL, LVTTL, PECL, SSTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Function

Receiver, Repeater

Protocols

LVDS

Number of transmitters

4

Number of receivers

1

Supply voltage (V)

3.3

Signaling rate (MBits)

400

Input signal

LVDS

Output signal

BTL, CTT, GTL, HSTL, LVCMOS, LVDS, LVPECL, LVTTL, PECL, SSTL

Rating

Catalog

Operating temperature range (°C)

-40 to 85

SOIC (D)

16

59.4 mm² 9.9 x 6

TSSOP (PW)

16

32 mm² 5 x 6.4

Receiver and Drivers Meet or Exceed the
Requirements of ANSI EIA/TIA-644 Standard
- SN65LVDS105 Receives Low-Voltage TTL
  (LVTTL) Levels
- SN65LVDS104 Receives Differential Input
  Levels, ±100 mV
Typical Data Signaling Rates to 400 Mbps or
Clock Frequencies to 400 MHz
Operates From a Single 3.3-V Supply
Low-Voltage Differential Signaling With Typical
Output Voltage of 350 mV and a 100-Ω Load
Propagation Delay Time
- SN65LVDS105 – 2.2 ns (Typ)
- SN65LVDS104 – 3.1 ns (Typ)
LVTTL Levels Are 5-V Tolerant
Electrically Compatible With LVDS, PECL,
LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,
SSTL, or HSTL Outputs With External Networks
Driver Outputs Are High-Impedance When
Disabled or With V_CC <1.5 V
Bus-Pin ESD Protection Exceeds 16 kV
SOIC and TSSOP Packaging

Receiver and Drivers Meet or Exceed the
Requirements of ANSI EIA/TIA-644 Standard
- SN65LVDS105 Receives Low-Voltage TTL
  (LVTTL) Levels
- SN65LVDS104 Receives Differential Input
  Levels, ±100 mV
Typical Data Signaling Rates to 400 Mbps or
Clock Frequencies to 400 MHz
Operates From a Single 3.3-V Supply
Low-Voltage Differential Signaling With Typical
Output Voltage of 350 mV and a 100-Ω Load
Propagation Delay Time
- SN65LVDS105 – 2.2 ns (Typ)
- SN65LVDS104 – 3.1 ns (Typ)
LVTTL Levels Are 5-V Tolerant
Electrically Compatible With LVDS, PECL,
LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT,
SSTL, or HSTL Outputs With External Networks
Driver Outputs Are High-Impedance When
Disabled or With V_CC <1.5 V
Bus-Pin ESD Protection Exceeds 16 kV
SOIC and TSSOP Packaging

The SN65LVDS10x are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

The SN65LVDS10x are characterized for operation from –40°C to 85°C.

The SN65LVDS10x are members of a family of LVDS repeaters. A brief overview of the family is provided in the Selection Guide to LVDS Repeaters section.

The SN65LVDS10x are a differential line receiver and a LVTTL input (respectively) connected to four differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644 is a data signaling technique that offers low-power, low-noise coupling, and switching speeds to transmit data at relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. Having the drivers integrated into the same substrate, along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in distribution or expansion of signals such as clock or serial data stream.

The SN65LVDS10x are characterized for operation from –40°C to 85°C.

The SN65LVDS10x are members of a family of LVDS repeaters. A brief overview of the family is provided in the Selection Guide to LVDS Repeaters section.

open-in-new

Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL

Descargar Ver vídeo con transcripción Video

Documentación técnica

star

=Principal documentación para este producto seleccionada por TI

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 3

	Tipo	Título		Fecha
*	Data sheet	SN65LVDS10x 4-Port LVDS and 4-Port TTL-to-LVDS Repeaters datasheet (Rev. G)	PDF \| HTML	31 dic 2015
	Application note	AC Coupling Between Differential LVPECL, LVDS, HSTL and CML (Rev. C)		17 oct 2007
	Application note	DC-Coupling Between Differential LVPECL, LVDS, HSTL, and CML		19 feb 2003

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Modelo de simulación

SN65LVDS104 IBIS Model Version 3.1 (Rev. B)

SLLC091B.ZIP (22 KB) - IBIS Model

Descargar

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

Solicitar

Herramienta de simulación

TINA-TI — Programa de simulación analógica basado en SPICE

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)

Guía del usuario: PDF

Ver opciones

Paquete	Pasadores	Descargar
SOIC (D)	16	Ver opciones
TSSOP (PW)	16	Ver opciones

Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

SN65LVDS104

1:4 Búfer de salida del ventilador del reloj LVDS

SN65LVDS104

Detalles del producto

Documentación técnica

Diseño y desarrollo

SN65LVDS104 IBIS Model Version 3.1 (Rev. B)

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

TINA-TI — Programa de simulación analógica basado en SPICE

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Serie de videos

Videos