Inicio Interfaz Circuitos integrados LVDS, M-LVDS y PECL
Inicio
Interfaz
Circuitos integrados LVDS, M-LVDS y PECL

SN65LVDS20

ACTIVO

Traductor de PECL a LVDS de 4 Gbps

Haga su pedido ahora
Hoja de datos

SN65LVDS20

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Function Repeater, Translator Protocols LVDS, LVPECL Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 4000 Input signal Differential Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Repeater, Translator Protocols LVDS, LVPECL Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 4000 Input signal Differential Output signal LVDS Rating Catalog Operating temperature range (°C) -40 to 85
WSON (DRF) 8 4 mm² (2 mm × 2 mm)
  • Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
  • Signaling Rates to 4 Gbps or Clock Rates to 2 GHz
    • 120-ps Output Transition Times
    • Less than 45 ps Total Jitter
    • Less than 630 ps Propagation Delay Times
  • 2.5-V or 3.3-V Supply Operation
  • 2-mm x 2-mm Small-Outline No-Lead Package
  • APPLICATIONS
    • PECL-to-LVDS Translation
    • Data or Clock Signal Amplification
  • Low-Voltage PECL Input and Low-Voltage PECL or LVDS Outputs
  • Signaling Rates to 4 Gbps or Clock Rates to 2 GHz
    • 120-ps Output Transition Times
    • Less than 45 ps Total Jitter
    • Less than 630 ps Propagation Delay Times
  • 2.5-V or 3.3-V Supply Operation
  • 2-mm x 2-mm Small-Outline No-Lead Package
  • APPLICATIONS
    • PECL-to-LVDS Translation
    • Data or Clock Signal Amplification

The SN65LVDS20 and SN65LVP20 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage positive-emitter-coupled logic (PECL) at signaling rates up to 4 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.

The outputs of the SN65LVDS20 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDP20 are compatible with low-voltage PECL levels. A low-level input to EN enables the outputs. A high-level input puts the output into a high-impedance state. Both outputs are designed to drive differential transmission lines with nominally 100- characteristic impedance.

Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended PECL input signals. When not used, VBB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.

The SN65LVDS20 and SN65LVP20 are a high-speed differential receiver and driver connected as a repeater. The receiver accepts low-voltage positive-emitter-coupled logic (PECL) at signaling rates up to 4 Gbps and repeats it as either an LVDS or PECL output signal. The signal path through the device is differential for low radiated emissions and minimal added jitter.

The outputs of the SN65LVDS20 are LVDS levels as defined by TIA/EIA-644-A. The outputs of the SN65LVDP20 are compatible with low-voltage PECL levels. A low-level input to EN enables the outputs. A high-level input puts the output into a high-impedance state. Both outputs are designed to drive differential transmission lines with nominally 100- characteristic impedance.

Both devices provide a voltage reference (VBB) of typically 1.35 V below VCC for use in receiving single-ended PECL input signals. When not used, VBB should be unconnected or open.

All devices are characterized for operation from -40°C to 85°C.
filter Buscar otro/a Circuitos integrados LVDS, M-LVDS y PECL
Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
SN65LVDS22 ACTIVO Repetidor LVDS multiplexado doble Higher channel count (2T/2R)

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 4
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos LVPECL and LVS Repeater/Translator With Enable datasheet (Rev. A) 13/09/2005
Application brief LVDS to Improve EMC in Motor Drives 27/09/2018
Application brief How Far, How Fast Can You Operate LVDS Drivers and Receivers? 3/08/2018
Application brief How to Terminate LVDS Connections with DC and AC Coupling 16/05/2018

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

SN65LVDS20EVM — SN65LVDS20 Módulo de evaluación

This Evaluation Module (EVM) facilitates the experimental testing of the Texas Instruments SN65LVDS20 Repeater/Translator silicon device.This device accepts low-voltage PECL input levels and Translates them to LVDS output levels as defined by TIA/EIA-644-A standard.

The device operates at rates to (...)

Guía del usuario: PDF
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Modelo de simulación

SN65LVDS20 IBIS Model Version 2.5

SLLC225.ZIP (8 KB) - Modelo IBIS
Productos y hardware compatibles
Modelo de simulación

SN65LVDS20 IBIS Model Version 3.3

SLLC224.ZIP (8 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
WSON (DRF) 8 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos