DS90CP22
- DC - 800 Mbps Low Jitter, Low Skew Operation
- 65 ps (typ) of Pk-Pk Jitter with PRBS = 223−1 Data Pattern at 800 Mbps
- Single +3.3 V Supply
- Less than 330 mW (typ) Total Power Dissipation
- Non-Blocking "'Switch Architecture"'
- Balanced Output Impedance
- Output Channel-to-Channel Skew is 35 ps (typ)
- Configurable as 2:1 mux, 1:2 demux, Repeater or 1:2 Signal Splitter
- LVDS Receiver Inputs Accept LVPECL Signals
- Fast Switch Time of 1.2ns (typ)
- Fast Propagation Delay of 1.3ns (typ)
- Receiver Input Threshold < ±100 mV
- Available in 16 Lead TSSOP and SOIC Packages
- Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard
- Operating Temperature: −40°C to +85°C
All trademarks are the property of their respective owners.
DS90CP22 is a 2x2 crosspoint switch utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The non-blocking design allows connection of any input to any output or outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential crosspoint, 2:1 mux, 1:2 demux, repeater or 1:2 signal splitter. The mux and demux functions are useful for switching between primary and backup circuits in fault tolerant systems. The 1:2 signal splitter and 2:1 mux functions are useful for distribution of serial bus across several rack-mounted backplanes.
The DS90CP22 accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.
The individual LVDS outputs can be put into TRI-STATE by use of the enable pins.
For more details, please refer to the section of this datasheet.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | DS90CP22 800 Mbps 2x2 LVDS Crosspoint Switch データシート (Rev. E) | 2013/04/22 | |||
| ホワイト・ペーパー | LVDS, CML, ECL-differential interfaces with odd voltages | 2003/05/01 | ||||
| ホワイト・ペーパー | Digital Microphones - Applications and System Partitioning | 2003/04/01 | ||||
| ホワイト・ペーパー | Making the Most of Your LVDS - 5 Tips for Buffering Signal Integrity Headaches | 2001/08/01 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |
| TSSOP (PW) | 16 | Ultra Librarian |
購入と品質
推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。