LMH0046
- Supports SMPTE 292M and SMPTE
259M
(A & C) Serial Digital Video Standards - Supports 143 Mbps, 270 Mbps, 1.483 Gbps, and 1.485 Gbps Serial Data Rate Operation
- Supports DVB-ASI at 270 Mbps
- Single 3.3V Supply Operation
- 330 mW Typical Power Consumption
- Two Differential, Reclocked Outputs
- Choice of Second Reclocked Output or Low-Jitter, Differential, Data-Rate Clock Output
- Single 27 MHz External Crystal or Reference Clock Input
- Manual Rate Select Input
- SD/HD Operating Rate Indicator Output
- Lock Detect Indicator Output
- Output Mute Function for Data and Clock
- Auto/Manual Reclocker Bypass
- Differential LVPECL Compatible Serial Data Inputs and Outputs
- LVCMOS Control Inputs and Indicator Outputs
- 20-Pin HTSSOP Package
- Industrial Temperature Range: -40°C to +85°C
All trademarks are the property of their respective owners.
The LMH0046 HD/SD SDI Reclocker retimes serial digital video data conforming to the SMPTE 292M and SMPTE 259M (A & C) standards. The LMH0046 operates at serial data rates of 143 Mbps, 270 Mbps, 1.483 Gbps and 1.485 Gbps. The LMH0046 supports DVB-ASI operation at 270 Mbps.
The LMH0046 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0046 recovers the serial data-rate clock and optionally provides it as an output. The LMH0046 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial data-rate clock outputs are differential LVPECL compatible. The CML serial data and serial data-rate clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.
The LMH0046 is powered from a single 3.3V supply. Power dissipation is typically 330 mW. The device is housed in a 20-pin HTSSOP package.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | LMH0046 HD/SD SDI Reclocker with Dual Differential Outputs データシート (Rev. F) | 2013/04/15 | |||
| セレクション・ガイド | Broadcast and Professional Video Interface Solutions (Rev. E) | PDF | HTML | 2017/04/05 | |||
| アプリケーション・ノート | AN-2145 Power Considerations for SDI Products (Rev. B) | 2013/04/26 | ||||
| アプリケーション・ノート | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 2013/04/26 | ||||
| アプリケーション・ノート | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 2013/04/26 | ||||
| アプリケーション・ノート | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 2009/11/12 | ||||
| アプリケーション・ノート | Reference Clock Loop Through Application | 2009/01/16 | ||||
| アプリケーション・ノート | 放送ビデオ信号のシグナルパスはタイミングがすべて | 英語版 | 2007/08/02 | |||
| 設計ガイド | Broadcast Video Owner's Manual | 2006/11/17 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| HTSSOP (PWP) | 20 | Ultra Librarian |