ホーム インターフェイス PCIe、SAS、SATA IC

PCI2040

アクティブ

CompactPCI Hot Swap Specification (ホット スワップ仕様) 1.0 準拠、PCI から DSP へのブリッジ コントローラ

製品詳細

Type Bridge Protocols PCIe Applications PCIe Number of channels 1 Speed (max) (Gbpp) 0.033 Rating Catalog Operating temperature range (°C) 0 to 70
Type Bridge Protocols PCIe Applications PCIe Number of channels 1 Speed (max) (Gbpp) 0.033 Rating Catalog Operating temperature range (°C) 0 to 70
LQFP (PGE) 144 484 mm² (22 mm × 22 mm)
  • PCI bus target only, supporting both single-word reads and writes
  • Write transaction posting for improved PCI bus performance
  • Provides glueless interface to host port interface (HPI) port of C54x and/or C6x
  • Up to four DSP devices on HPI
  • Allows direct access to program and control external devices connnected to PCI2040
  • Serial ROM interface for loading subsystem ID and subsystem vendor ID
  • A 16-bit general-purpose bus (GPB) that provides glueless interface to TI JTAG TBC
  • 3.3-V core logic with universal PCI interface compatible with 3.3-V to 5-V signaling environments
  • Advanced submicron, low-power CMOS technology
  • 144-pin device and choice of surface mount packaging: TQFP or 12 mm x 12 mm MicroStar BGA
  • Up to 33 MHz PCI bus frequency
  • PCI bus target only, supporting both single-word reads and writes
  • Write transaction posting for improved PCI bus performance
  • Provides glueless interface to host port interface (HPI) port of C54x and/or C6x
  • Up to four DSP devices on HPI
  • Allows direct access to program and control external devices connnected to PCI2040
  • Serial ROM interface for loading subsystem ID and subsystem vendor ID
  • A 16-bit general-purpose bus (GPB) that provides glueless interface to TI JTAG TBC
  • 3.3-V core logic with universal PCI interface compatible with 3.3-V to 5-V signaling environments
  • Advanced submicron, low-power CMOS technology
  • 144-pin device and choice of surface mount packaging: TQFP or 12 mm x 12 mm MicroStar BGA
  • Up to 33 MHz PCI bus frequency

The TI PCI2040 is a PCI-DSP bridge that provides a glueless connection between the 8-bit host port interface (HPI) port on the TMS320C54X or the 16-bit HPI port on TMS320C6X to the high performance PCI bus. It provides a PCI bus target interface compliant with the PCI Local Bus Specification.

The PCI2040 provides several external interfaces: the PCI bus interface with compact PCI support, the HPI port interface with support for up to four DSPs, a serial ROM interface, a general-purpose input/output interface (GPIOs), and a 16-bit general-purpose bus to provide a glueless interface to TI JTAG test bus controller (TBC). The PCI2040 universal target-only PCI interface is compatible with 3.3-V to 5-V signaling environments.

The PCI2040 interfaces with DSPs via a data bus (HPI port). The PCI2040 also provides a serial ROM interface for preloading several registers including the subsystem ID and subsystem vendor ID.

The PCI2040, compliant with the latest PCI Bus Power Management Interface Specification, provides serveral low-power features that reduce power consumption. Furthermore, an advanced CMOS process achieves low system power consumption.

Unused PCI2040 inputs mus be pulled to a valid logic level using a pullup resistor.

The TI PCI2040 is a PCI-DSP bridge that provides a glueless connection between the 8-bit host port interface (HPI) port on the TMS320C54X or the 16-bit HPI port on TMS320C6X to the high performance PCI bus. It provides a PCI bus target interface compliant with the PCI Local Bus Specification.

The PCI2040 provides several external interfaces: the PCI bus interface with compact PCI support, the HPI port interface with support for up to four DSPs, a serial ROM interface, a general-purpose input/output interface (GPIOs), and a 16-bit general-purpose bus to provide a glueless interface to TI JTAG test bus controller (TBC). The PCI2040 universal target-only PCI interface is compatible with 3.3-V to 5-V signaling environments.

The PCI2040 interfaces with DSPs via a data bus (HPI port). The PCI2040 also provides a serial ROM interface for preloading several registers including the subsystem ID and subsystem vendor ID.

The PCI2040, compliant with the latest PCI Bus Power Management Interface Specification, provides serveral low-power features that reduce power consumption. Furthermore, an advanced CMOS process achieves low system power consumption.

Unused PCI2040 inputs mus be pulled to a valid logic level using a pullup resistor.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
2 をすべて表示
上位の文書 タイプ タイトル フォーマットオプション 最新の英語版をダウンロード 日付
* データシート PCI-DSP Bridge Controller データシート (Rev. A) 2006/09/27
アプリケーション・ノート Interfacing the PCI2040 to the TMS320VC5420 DSP 2000/06/28

設計と開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
LQFP (PGE) 144 Ultra Librarian

購入と品質

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ