ホーム インターフェイス その他のインターフェイス

TSB12LV01B

アクティブ

テレコムと組込みと産業用の各アプリケーション向け、32 ビット I/F と 2kB FIFO 搭載、高性能、1394、3.3V リンク・レイヤ

製品詳細

Protocols Catalog Rating Catalog Operating temperature range (°C) 0 to 70
Protocols Catalog Rating Catalog Operating temperature range (°C) 0 to 70
TQFP (PZT) 100 256 mm² 16 x 16
  • Link Core
    • Supports Provision of IEEE 1394-1995 (1394) Standard for High-Performance Serial Bus
    • Transmits and Receives Correctly Formatted 1394 Packets
    • Supports Asynchronous and Isochronous Data Transfers
    • Performs Function of 1394 Cycle Master
    • Generates and Checks 32-Bit CRC
    • Detects Lost Cycle-Start Messages
    • Contains Asynchronous, Isochronous, and General-Receive FIFOs Totaling 2K Bytes
  • Physical-Link Interface
    • Compatible With Texas Instruments Physical Layer Devices (PHYs)
    • Supports Transfer Speeds of 100, 200, and 400 Mbits/s
    • Timing Compliant with IEEE 1394a–2000
  • Host Bus Interface
    • Provides Chip Control With Directly Addressable Registers
    • Is Interrupt Driven to Minimize Host Polling
    • Has a Generic 32-Bit Host Bus Interface
  • General
    • Operates From a 3.3-V Power Supply While Maintaining 5-V Tolerant Inputs
    • Manufactured With Low-Power CMOS Technology
    • 100-Pin PZT Package for 0°C to 70°C and –40°C to 85°C (I Temperature) Operation

  • Link Core
    • Supports Provision of IEEE 1394-1995 (1394) Standard for High-Performance Serial Bus
    • Transmits and Receives Correctly Formatted 1394 Packets
    • Supports Asynchronous and Isochronous Data Transfers
    • Performs Function of 1394 Cycle Master
    • Generates and Checks 32-Bit CRC
    • Detects Lost Cycle-Start Messages
    • Contains Asynchronous, Isochronous, and General-Receive FIFOs Totaling 2K Bytes
  • Physical-Link Interface
    • Compatible With Texas Instruments Physical Layer Devices (PHYs)
    • Supports Transfer Speeds of 100, 200, and 400 Mbits/s
    • Timing Compliant with IEEE 1394a–2000
  • Host Bus Interface
    • Provides Chip Control With Directly Addressable Registers
    • Is Interrupt Driven to Minimize Host Polling
    • Has a Generic 32-Bit Host Bus Interface
  • General
    • Operates From a 3.3-V Power Supply While Maintaining 5-V Tolerant Inputs
    • Manufactured With Low-Power CMOS Technology
    • 100-Pin PZT Package for 0°C to 70°C and –40°C to 85°C (I Temperature) Operation

The TSB12LV01B is an IEEE 1394-1995 standard (from now on referred to only as 1394) high-speed serial-bus link-layer controller that allows for easy integration into an I/O subsystem. The TSB12LV01B provides a high-performance IEEE 1394-1995 interface with the capability of transferring data between the 32-bit host bus, the 1394 PHY-link interface, and external devices connected to the local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical (PHY) layer device and is supported by the link-layer controller (LLC). The LLC provides the control for transmitting and receiving 1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbits/s, 200 Mbits/s, and 400 Mbits/s. The TSB12LV01B transmits and receives correctly-formatted 1394 packets and generates and inspects the 32-bit cyclic redundancy check (CRC). The TSB12LV01B is capable of being cycle master and supports reception of isochronous data on two channels. TSB12LV01B has a generic 32-bit host bus interface, which will connect to most 32-bit hosts. The LLC also provides the capability to receive status from the physical layer device and to access the physical layer control and status registers by the application software. An internal 2K-byte memory is provided that can be configured as multiple variable-size FIFOs and eliminates the need for external FIFOs. Separate FIFOs can be user configured to support general 1394 receive, asynchronous transmit, and isochronous transmit transfer operations. These functions are accomplished by appropriately sizing the general receive FIFO (GRF), asynchronous transmit FIFO (ATF), and isochronous transmit FIFO (ITF).

The TSB12LV01B is a revision of the TSB12LV01A, with feature enhancements and corrections. It is pin for pin compatible with the TSB12LV01A with the restrictions noted below. It is also software compatible with the extensions noted below.

All errata items to the TSB12LV01A have been fixed, and the following feature enhancements have been made:

  • Two new internal registers have been added at CFR address 40h and 44h. The Host Bus Control Register at 40h and the Mux Control Register @44h are described in section 3.2.
  • Three programmable general-purpose output pins have been added. A detailed description is provided in section 1.3.
  • Several pin changes have been made. Refer to TSB12LV01A to TSB12LV01B Transition Document, TI literature number SLLA081 dated May 2000.

However, there are three restrictions that were not present in the TSB12LV01A device:

  • The TSB12LV01B may only operate with a 50 MHz host-interface clock (BCLK) if the duty cycle is less than 5% away from the 50-50 point, (i.e., the duty cycle must be within 45-55% inclusive). A 40-60% duty cycle clock is acceptable for host clock frequencies at or below 47 MHz.
  • The TSB12LV01B does not have bus holder cells on the PHY-link interface.
  • As a result of removing the bus holder cells, the ISO\ pin (pin 69) was replaced with a Vcc pin on the TSB12LV01B.

This document is not intended to serve as a tutorial on 1394; users are referred to the IEEE 1394-1995 serial bus standard for detailed information regarding the 1394 high-speed serial bus.

The TSB12LV01B is an IEEE 1394-1995 standard (from now on referred to only as 1394) high-speed serial-bus link-layer controller that allows for easy integration into an I/O subsystem. The TSB12LV01B provides a high-performance IEEE 1394-1995 interface with the capability of transferring data between the 32-bit host bus, the 1394 PHY-link interface, and external devices connected to the local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical (PHY) layer device and is supported by the link-layer controller (LLC). The LLC provides the control for transmitting and receiving 1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbits/s, 200 Mbits/s, and 400 Mbits/s. The TSB12LV01B transmits and receives correctly-formatted 1394 packets and generates and inspects the 32-bit cyclic redundancy check (CRC). The TSB12LV01B is capable of being cycle master and supports reception of isochronous data on two channels. TSB12LV01B has a generic 32-bit host bus interface, which will connect to most 32-bit hosts. The LLC also provides the capability to receive status from the physical layer device and to access the physical layer control and status registers by the application software. An internal 2K-byte memory is provided that can be configured as multiple variable-size FIFOs and eliminates the need for external FIFOs. Separate FIFOs can be user configured to support general 1394 receive, asynchronous transmit, and isochronous transmit transfer operations. These functions are accomplished by appropriately sizing the general receive FIFO (GRF), asynchronous transmit FIFO (ATF), and isochronous transmit FIFO (ITF).

The TSB12LV01B is a revision of the TSB12LV01A, with feature enhancements and corrections. It is pin for pin compatible with the TSB12LV01A with the restrictions noted below. It is also software compatible with the extensions noted below.

All errata items to the TSB12LV01A have been fixed, and the following feature enhancements have been made:

  • Two new internal registers have been added at CFR address 40h and 44h. The Host Bus Control Register at 40h and the Mux Control Register @44h are described in section 3.2.
  • Three programmable general-purpose output pins have been added. A detailed description is provided in section 1.3.
  • Several pin changes have been made. Refer to TSB12LV01A to TSB12LV01B Transition Document, TI literature number SLLA081 dated May 2000.

However, there are three restrictions that were not present in the TSB12LV01A device:

  • The TSB12LV01B may only operate with a 50 MHz host-interface clock (BCLK) if the duty cycle is less than 5% away from the 50-50 point, (i.e., the duty cycle must be within 45-55% inclusive). A 40-60% duty cycle clock is acceptable for host clock frequencies at or below 47 MHz.
  • The TSB12LV01B does not have bus holder cells on the PHY-link interface.
  • As a result of removing the bus holder cells, the ISO\ pin (pin 69) was replaced with a Vcc pin on the TSB12LV01B.

This document is not intended to serve as a tutorial on 1394; users are referred to the IEEE 1394-1995 serial bus standard for detailed information regarding the 1394 high-speed serial bus.

ダウンロード 字幕付きのビデオを表示 ビデオ

技術資料

star =TI が選定したこの製品の主要ドキュメント
結果が見つかりませんでした。検索条件をクリアしてから、再度検索を試してください。
3 をすべて表示
種類 タイトル 最新の英語版をダウンロード 日付
* データシート TSB12LV01B IEEE 1394-1995 High-Speed Serial-Link-Layer Controller データシート 2006年 5月 24日
アプリケーション・ノート Interfacing Between the 1394a Links and TSB41BA3A (Rev. A) 2004年 10月 4日
アプリケーション・ノート TSB12LV01B/TSB41AB3 Reference Schematic (Rev. A) 2001年 1月 23日

設計および開発

その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。

シミュレーション・ツール

PSPICE-FOR-TI — TI Design / シミュレーション・ツール向け PSpice®

PSpice® for TI は、各種アナログ回路の機能評価に役立つ、設計とシミュレーション向けの環境です。設計とシミュレーションに適したこのフル機能スイートは、Cadence® のアナログ分析エンジンを使用しています。PSpice for TI は無償で使用でき、アナログや電源に関する TI の製品ラインアップを対象とする、業界でも有数の大規模なモデル・ライブラリが付属しているほか、選択された一部のアナログ動作モデルも利用できます。

設計とシミュレーション向けの環境である PSpice for TI (...)
シミュレーション・ツール

TINA-TI — SPICE ベースのアナログ・シミュレーション・プログラム

TINA-TI は、DC 解析、過渡解析、周波数ドメイン解析など、SPICE の標準的な機能すべてを搭載しています。TINA には多彩な後処理機能があり、結果を必要なフォーマットにすることができます。仮想計測機能を使用すると、入力波形を選択し、回路ノードの電圧や波形を仮想的に測定することができます。TINA の回路キャプチャ機能は非常に直観的であり、「クイックスタート」を実現できます。

TINA-TI をインストールするには、約 500MB が必要です。インストールは簡単です。必要に応じてアンインストールも可能です。(そのようなことはないと思いますが)

TINA は DesignSoft (...)

ユーザー ガイド: PDF
英語版 (Rev.A): PDF
パッケージ ピン数 CAD シンボル、フットプリント、および 3D モデル
TQFP (PZT) 100 Ultra Librarian

購入と品質

記載されている情報:
  • RoHS
  • REACH
  • デバイスのマーキング
  • リード端子の仕上げ / ボールの原材料
  • MSL 定格 / ピーク リフロー
  • MTBF/FIT 推定値
  • 使用原材料
  • 認定試験結果
  • 継続的な信頼性モニタ試験結果
記載されている情報:
  • ファブの拠点
  • 組み立てを実施した拠点

サポートとトレーニング

TI E2E™ フォーラムでは、TI のエンジニアからの技術サポートを提供

コンテンツは、TI 投稿者やコミュニティ投稿者によって「現状のまま」提供されるもので、TI による仕様の追加を意図するものではありません。使用条件をご確認ください。

TI 製品の品質、パッケージ、ご注文に関するお問い合わせは、TI サポートをご覧ください。​​​​​​​​​​​​​​

ビデオ