DRA783

활성

750MHz C66x DSP 2개와 오디오 증폭기용 듀얼 Arm Cortex-M4 2개를 지원하는 SoC 프로세서

제품 상세 정보

Coprocessors 2 Dual Arm Cortex-M4 Display type 1 LCD OUT, 1 SD-DAC Protocols Ethernet PCIe 2 PCIe Gen2 Hardware accelerators 1 Audio Tracking Logic Features Multimedia Operating system Android, Linux, RTOS TI functional safety category Functional Safety-Compliant Rating Automotive Power supply solution LP873220-Q1, LP87332D-Q1, TPS65917-Q1, TPS65919-Q1 Operating temperature range (°C) -40 to 125 Edge AI enabled No
Coprocessors 2 Dual Arm Cortex-M4 Display type 1 LCD OUT, 1 SD-DAC Protocols Ethernet PCIe 2 PCIe Gen2 Hardware accelerators 1 Audio Tracking Logic Features Multimedia Operating system Android, Linux, RTOS TI functional safety category Functional Safety-Compliant Rating Automotive Power supply solution LP873220-Q1, LP87332D-Q1, TPS65917-Q1, TPS65919-Q1 Operating temperature range (°C) -40 to 125 Edge AI enabled No
FCBGA (ABF) 367 225 mm² (15 mm × 15 mm)
  • Architecture designed for infotainment applications
  • Up to 2 C66x floating-point VLIW DSP
    • Fully object-code compatible with C67x and C64x+
    • Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
  • Up to 512kB of on-chip L3 RAM
  • Level 3 (L3) and Level 4 (L4) interconnects
  • Memory Interface (EMIF) module
    • Supports DDR3/DDR3L up to DDR-1066
    • Supports DDR2 up to DDR-800
    • Up to 2GB supported
  • Dual Arm® Cortex®-M4 (IPU)
  • Vision accelerationPac
    • Embedded Vision Engine (EVE)
  • Display subsystem
    • Display controller with DMA engine
    • CVIDEO / SD-DAC TV analog composite output
  • On-chip temperature sensor that is capable of generating temperature alerts
  • General-Purpose Memory Controller (GPMC)
  • Enhanced Direct Memory Access (EDMA) controller
  • 3-port (2 external) Gigabit Ethernet (GMAC) switch
  • Controller Area Network (DCAN) module
    • CAN 2.0B protocol
  • Modular Controller Area Network (MCAN) module
    • CAN 2.0B protocol
  • Eight 32-bit general-purpose timers
  • Three configurable UART modules
  • Four Multichannel Serial Peripheral Interfaces (McSPI)
  • Quad SPI interface
  • Two Inter-Integrated Circuit (I2C™) ports
  • Three Multichannel Audio Serial Port (McASP) modules
  • Secure Digital Input Output Interface (SDIO)
  • Up to 126 General-Purpose I/O (GPIO) pins
  • Power, reset, and clock management
  • On-chip debug with CTools technology
  • Automotive AEC-Q100 qualified
  • 15 × 15 mm, 0.65-mm pitch, 367-pin PBGA (ABF)
  • Five instances of Real-Time Interrupt (RTI) modules that can be used as watch dog timers
  • 8-channel 10-bit ADC
  • PWMSS
  • Video and image processing support
    • Full-HD video (1920 × 1080p, 60 fps)
    • Video input and video output
    • GPIOs when not used for video
  • Video Input Port (VIP) module
    • Support for up to 4 multiplexed input ports
  • Architecture designed for infotainment applications
  • Up to 2 C66x floating-point VLIW DSP
    • Fully object-code compatible with C67x and C64x+
    • Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
  • Up to 512kB of on-chip L3 RAM
  • Level 3 (L3) and Level 4 (L4) interconnects
  • Memory Interface (EMIF) module
    • Supports DDR3/DDR3L up to DDR-1066
    • Supports DDR2 up to DDR-800
    • Up to 2GB supported
  • Dual Arm® Cortex®-M4 (IPU)
  • Vision accelerationPac
    • Embedded Vision Engine (EVE)
  • Display subsystem
    • Display controller with DMA engine
    • CVIDEO / SD-DAC TV analog composite output
  • On-chip temperature sensor that is capable of generating temperature alerts
  • General-Purpose Memory Controller (GPMC)
  • Enhanced Direct Memory Access (EDMA) controller
  • 3-port (2 external) Gigabit Ethernet (GMAC) switch
  • Controller Area Network (DCAN) module
    • CAN 2.0B protocol
  • Modular Controller Area Network (MCAN) module
    • CAN 2.0B protocol
  • Eight 32-bit general-purpose timers
  • Three configurable UART modules
  • Four Multichannel Serial Peripheral Interfaces (McSPI)
  • Quad SPI interface
  • Two Inter-Integrated Circuit (I2C™) ports
  • Three Multichannel Audio Serial Port (McASP) modules
  • Secure Digital Input Output Interface (SDIO)
  • Up to 126 General-Purpose I/O (GPIO) pins
  • Power, reset, and clock management
  • On-chip debug with CTools technology
  • Automotive AEC-Q100 qualified
  • 15 × 15 mm, 0.65-mm pitch, 367-pin PBGA (ABF)
  • Five instances of Real-Time Interrupt (RTI) modules that can be used as watch dog timers
  • 8-channel 10-bit ADC
  • PWMSS
  • Video and image processing support
    • Full-HD video (1920 × 1080p, 60 fps)
    • Video input and video output
    • GPIOs when not used for video
  • Video Input Port (VIP) module
    • Support for up to 4 multiplexed input ports

The DRA78x processor is offered in a 367-ball, 15×15-mm, 0.65-mm ball pitch (0.8 mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (FCBGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive co-processor, hybrid radio and amplifier applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6", DRA72x "Jacinto 6 Eco", and DRA71x "Jacinto 6 Entry" family of infotainment processors.

Additionally, Texas Instruments (TI) provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

The DRA78x Jacinto 6 RSP (Radio Sound Processor) device family is qualified according to the AEC-Q100 standard.

The device features a simplified power supply rail mapping which enables lower cost PMIC solutions.

The DRA78x processor is offered in a 367-ball, 15×15-mm, 0.65-mm ball pitch (0.8mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (FCBGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive co-processor, hybrid radio and amplifier applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6", DRA72x "Jacinto 6 Eco", and DRA71x "Jacinto 6 Entry" family of infotainment processors.

Additionally, Texas Instruments (TI) provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

The DRA78x Jacinto 6 RSP (Radio Sound Processor) device family is qualified according to the AEC-Q100 standard.

The device features a simplified power supply rail mapping which enables lower cost PMIC solutions.

The DRA78x processor is offered in a 367-ball, 15×15-mm, 0.65-mm ball pitch (0.8 mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (FCBGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive co-processor, hybrid radio and amplifier applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6", DRA72x "Jacinto 6 Eco", and DRA71x "Jacinto 6 Entry" family of infotainment processors.

Additionally, Texas Instruments (TI) provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

The DRA78x Jacinto 6 RSP (Radio Sound Processor) device family is qualified according to the AEC-Q100 standard.

The device features a simplified power supply rail mapping which enables lower cost PMIC solutions.

The DRA78x processor is offered in a 367-ball, 15×15-mm, 0.65-mm ball pitch (0.8mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (FCBGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive co-processor, hybrid radio and amplifier applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6", DRA72x "Jacinto 6 Eco", and DRA71x "Jacinto 6 Entry" family of infotainment processors.

Additionally, Texas Instruments (TI) provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

The DRA78x Jacinto 6 RSP (Radio Sound Processor) device family is qualified according to the AEC-Q100 standard.

The device features a simplified power supply rail mapping which enables lower cost PMIC solutions.

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
36개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 DRA78x Infotainment Applications Processor datasheet (Rev. H) PDF | HTML 2020. 2. 4
* 사용 설명서 DRA78x Technical Reference Manual (Rev. D) 2019. 7. 30
* 정오표 DRA78x Silicon Errata (Rev. B) 2019. 10. 1
애플리케이션 노트 Integrating virtual DRM between VISION SDK and PSDK on Jacinto6 SOC PDF | HTML 2021. 5. 5
애플리케이션 노트 IVA-HD Sharing Between VISION-SDK and PSDKLA on Jacinto6 SoC PDF | HTML 2020. 8. 24
애플리케이션 노트 AM57x, DRA7x, and TDA2x EMIF Tools (Rev. E) 2020. 1. 6
애플리케이션 노트 Integrating New Cameras With Video Input Port on DRA7xx SoCs PDF | HTML 2019. 6. 11
애플리케이션 노트 Achieving Early CAN Response on DRA7xx Devices 2018. 11. 28
애플리케이션 노트 DRA74x_75x/DRA72x Performance (Rev. A) 2018. 10. 31
애플리케이션 노트 Audio Post Processing Engine on Jacinto™ DRA7x Family of Devices 2018. 9. 14
애플리케이션 노트 The Implementation of YUV422 Output for SRV 2018. 8. 2
애플리케이션 노트 MMC DLL Tuning (Rev. B) 2018. 7. 31
애플리케이션 노트 Integrating AUTOSAR on TI SoC: Fundamentals 2018. 6. 18
애플리케이션 노트 ECC/EDC on TDAxx (Rev. B) 2018. 6. 13
애플리케이션 노트 Tools and Techniques to Root Case Failures in Video Capture Subsystem 2018. 6. 12
애플리케이션 노트 Sharing VPE Between VISIONSDK and PSDKLA 2018. 5. 4
애플리케이션 노트 Android Boot Optimization on DRA7xx Devices (Rev. A) 2018. 2. 13
애플리케이션 노트 Using Peripheral Boot and DFU for Rapid Development on Jacinto 6 Devices (Rev. A) 2017. 11. 30
애플리케이션 노트 Jacinto6 Spread Spectrum Clocking Configuration (Rev. A) 2017. 11. 27
애플리케이션 노트 Optimizing DRA7xx and TDA2xx Processors for use with Video Display SERDES (Rev. B) 2017. 11. 7
애플리케이션 노트 A Guide to Debugging With CCS on the DRA75x, DRA74x, TDA2x and TDA3x Family of D (Rev. B) 2017. 11. 3
애플리케이션 노트 Optimization of GPU-Based Surround View on TI’s TDA2x SoC 2017. 9. 12
애플리케이션 노트 Using DSS Write-Back Pipeline for RGB-to-YUV Conversion on DRA7xx Devices 2017. 8. 14
애플리케이션 노트 Software Guidelines to EMIF/DDR3 Configuration on DRA7xx Devices 2017. 7. 12
애플리케이션 노트 Linux Boot Time Optimizations on DRA7xx Devices 2017. 3. 31
애플리케이션 노트 Interfacing DRA75x and DRA74x Audio to Analog Codecs (Rev. A) 2017. 2. 17
애플리케이션 노트 Early Splash Screen on DRA7x Devices 2017. 1. 31
애플리케이션 노트 Quality of Service (QoS) Knobs for DRA74x, DRA75x & TDA2x Family of Devices (Rev. A) 2016. 12. 15
애플리케이션 노트 Gstreamer Migration Guidelines 2016. 4. 26
애플리케이션 노트 Flashing Binaries to DRA7xx Factory Boards Using DFU 2016. 4. 14
애플리케이션 노트 Tools and Techniques for Audio Debugging 2016. 4. 13
애플리케이션 노트 Debugging Tools and Techniques With IPC3.x 2016. 3. 30
애플리케이션 노트 Modifying Memory Usage for IPUMM Applications Loaded IPC 3.x for DRA75x, DRA74x (Rev. A) 2016. 1. 15
백서 Informational ADAS as Software Upgrade to Today’s Infotainment Systems 2014. 10. 14
애플리케이션 노트 Guide to fix Perf Issues Using QoS Knobs for DRA74x, DRA75x, TDA2x & TD3x Device 2014. 8. 13
백서 Today’s high-end infotainment soon becoming mainstream 2014. 6. 2

설계 및 개발

전원 공급 솔루션

DRA783에 사용 가능한 전원 공급 솔루션을 찾아보세요. TI는 칩(SoC), 프로세서, 마이크로컨트롤러, 센서 또는 FPGA(Field Programmable Gate Array)의 TI와 비TI 시스템을 위한 전원 공급 솔루션을 제공합니다.

평가 보드

DRA78XEVM — DRA78x 평가 모듈

The Jacinto™ DRA78x evaluation module (EVM) is an evaluation platform designed to speed up development efforts and reduce time-to-market for Radio Signal Processor (RSP) applications. The EVM is based on the Jacinto DRA78x SoC, which incorporates a heterogeneous, scalable architecture (...)

사용 설명서: PDF
발송: SVTRONICS INC
지원되는 제품 및 하드웨어
디버그 프로브

LB-3P-TRACE32-DSP — DSP(디지털 신호 프로세서)용 Lauterbach TRACE32 디버그 및 트레이스 시스템

Lauterbach‘s TRACE32® tools are a suite of leading-edge hardware and software components that enables developers to analyze, optimize and certify all kinds of single- or multi-core Digital Signal processors (DSPs) which are a popular choice for audio and video processing as well as radar data (...)

발송: Lauterbach GmbH
지원되는 제품 및 하드웨어
소프트웨어 개발 키트(SDK)

PROCESSOR-SDK-ANDROID-AUTOMOTIVE-DRA7X

Processor SDK Linux Automotive

Processor SDK Linux Automotive는 TI의 인포테인먼트 SoC의 Jacinto™ DRAx 제품군을 위한 기본 소프트웨어 개발 플랫폼입니다. 소프트웨어 프레임 워크를 통해 사용자는 차세대 자동차를 위한 기능이 풍부한 인포테인먼트 솔루션(재구성 가능한 디지털 계기판, 통합 콕핏, 차량 내 인포테인먼트, 텔레매틱스, 뒷좌석 엔터테인먼트 등)을 개발할 수 있습니다. SDK는 일반적인 Processor SDK 플랫폼을 기반으로 합니다.

주요 내용
  • (...)
지원되는 제품 및 하드웨어
소프트웨어 개발 키트(SDK)

PROCESSOR-SDK-LINUX-AUTOMOTIVE-DRA7X — PROCESSOR-SDK-LINUX-AUTOMOTIVE-DRA7X

Processor SDK Linux Automotive

Processor SDK Linux Automotive는 TI의 인포테인먼트 SoC의 Jacinto™ DRAx 제품군을 위한 기본 소프트웨어 개발 플랫폼입니다. 소프트웨어 프레임 워크를 통해 사용자는 차세대 자동차를 위한 기능이 풍부한 인포테인먼트 솔루션(재구성 가능한 디지털 계기판, 통합 콕핏, 차량 내 인포테인먼트, 텔레매틱스, 뒷좌석 엔터테인먼트 등)을 개발할 수 있습니다. SDK는 일반적인 Processor SDK 플랫폼을 기반으로 합니다.

주요 내용
  • (...)
지원되는 제품 및 하드웨어
소프트웨어 개발 키트(SDK)

PROCESSOR-SDK-RTOS-AUTOMOTIVE-DRA7X

Processor SDK Linux Automotive

Processor SDK Linux Automotive는 TI의 인포테인먼트 SoC의 Jacinto™ DRAx 제품군을 위한 기본 소프트웨어 개발 플랫폼입니다. 소프트웨어 프레임 워크를 통해 사용자는 차세대 자동차를 위한 기능이 풍부한 인포테인먼트 솔루션(재구성 가능한 디지털 계기판, 통합 콕핏, 차량 내 인포테인먼트, 텔레매틱스, 뒷좌석 엔터테인먼트 등)을 개발할 수 있습니다. SDK는 일반적인 Processor SDK 플랫폼을 기반으로 합니다.

주요 내용
  • (...)
지원되는 제품 및 하드웨어
IDE, 구성, 컴파일러 또는 디버거

SYSCONFIG — Standalone desktop version of SysConfig

CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.

SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)

지원되는 제품 및 하드웨어
운영 체제(OS)

GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS

The flagship of Green Hills Software operating systems—the INTEGRITY RTOS—is built around a partitioning architecture to provide embedded systems with total reliability, absolute security, and maximum real-time performance. With its leadership pedigree underscored by certifications in a (...)
지원되는 제품 및 하드웨어
지원 소프트웨어

VCTR-3P-MICROSAR — 마이크로컨트롤러 및 고성능 컴퓨터(HPC)용 벡터 MICROSAR AUTOSAR 소프트웨어

MICROSAR 및 DaVinci 제품군은 정교한 임베디드 소프트웨어 및 마이크로 컨트롤러 및 HPC를 위한 강력한 개발 툴로 ECU 개발을 간소화합니다. 고급 인프라 소프트웨어를 사용하면 ECU를 위한 최적의 기반을 만들고 관련 툴로 수반되는 모든 개발 작업을 간소화할 수 있습니다. MICROSAR 내장 소프트웨어는 AUTOSAR 클래식 및 적응형과 같은 관련 표준에 따라 개발되었습니다. 이 소프트웨어는 ISO 26262까지 ASIL D에 따른 안전 관련 애플리케이션에도 적합합니다. 또한, 지능형 사이버 보안 기능은 무단 액세스 (...)

지원되는 제품 및 하드웨어
시뮬레이션 모델

DRA78x BSDL Model

SPRM713.ZIP (9 KB) - BSDL 모델
지원되는 제품 및 하드웨어
시뮬레이션 모델

DRA78x IBIS Model

SPRM703.ZIP (10940 KB) - IBIS 모델
지원되는 제품 및 하드웨어
시뮬레이션 모델

DRA78x Thermal Model

SPRM704.ZIP (1 KB) - 열 모델
지원되는 제품 및 하드웨어
계산 툴

CLOCKTREETOOL — Sitara, 오토모티브, 비전 분석 및 디지털 신호 프로세서용 클록 트리 툴

The Clock Tree Tool (CTT) for Sitara™ ARM®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:

  • Visualize the device clock tree
  • Interact with clock tree (...)
지원되는 제품 및 하드웨어
패키지 CAD 기호, 풋프린트 및 3D 모델
FCBGA (ABF) 367 Ultra Librarian

주문 및 품질

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상