CDCDB800
- 8 LP-HCSL outputs with programmable integrated 85Ω (default) or 100Ω differential output terminations
- 8 hardware output enable (OE#) controls
- Additive phase jitter after PCIE Gen 7 filter: 11.3fs, RMS (maximum)
- Additive phase jitter after PCIE Gen 6 filter: 16.1fs, RMS (maximum)
- Additive phase jitter after PCIE Gen 5 filter: 25fs, RMS (maximum)
- Additive phase jitter after DB2000Q filter: 38fs, RMS (maximum)
- Supports Common Clock (CC) and Individual Reference (IR) architectures
- Spread spectrum-compatible
- Output-to-output skew: < 50ps
- Input-to-output delay: < 3ns
-
Fail-safe input
-
Programmable output slew rate control
- 3.3V core and IO supply voltages
- Hardware-controlled low power mode (PD#)
- Current consumption: 72mA maximum
- 6mm × 6mm, 48-pin VQFN package
The CDCDB800 is a 8-output LP-HCSL, DB800ZL-compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-7, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces. The SMBus interface and eight output enable pins allow the configuration and control of all eight outputs individually. The CDCDB800 is a DB800ZL derivative buffer and meets or exceeds the system parameters in the DB800ZL specification. The device also meets or exceeds the parameters in the DB2000Q specification. The CDCDB800 is packaged in a 6mm × 6mm, 48-pin VQFN package.
您可能會感興趣的類似產品
功能相同，但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | CDCDB800 DB800ZL-Compliant 8-Output Clock Buffer for PCIe Gen 1 to Gen 7 datasheet (Rev. C) | PDF | HTML | 2025/8/7 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
CDCDB800EVM — CDCDB800 評估模組是適用於 PCIe® Gen 1 至 Gen 5 應用的 8 輸出 LP-HCSL 時脈緩衝器
TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices
德州儀器 (TI) 的時鐘及合成器 (TICS) 專業級軟體用於編程具有以下前置字元的產品編號的評估模組 (EVM)：CDC、LMK 和 LMX。這些產品包括鎖相迴路及電壓控制振盪器 (PLL+VCO)、合成器和時鐘裝置。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RSL) | 48 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。