開發模組 (EVM) 的 GUI
SIGCONARCHITECT3 — Texas Instruments SigCon Architect EVM GUI v3.0.0.14 Setup
Texas Instruments SigCon Architect EVM GUI v3.0.0.14 Setup
DS160PT801
- 8-lane (16-channel) protocol-aware PCI-express retimer supporting 16.0, 8.0, 5.0, and 2.5 GT/s interfaces
- Inter-chip communication (ICC) enable dual chip link width scaling to form 16-lane Gen-4 retimer
- Supports common clock, separate reference clock with no spread spectrum clocking (SSC), and separate reference clock with SSC
- Supports 2x4 bifurcation
- Adaptive receive CTLE and DFE supporting maximum PCIe Gen-4 channel loss
- Supports equalization training
- Low-latency architecture
- On-chip eye opening monitor (EOM) and PCIe receive margining capability
- Small 8.50-mm × 13.40-mm BGA package
- Flow-through pinout enables signal breakout in two signal layers
- Compatible with standard 1.00-mm BGA PCB manufacturing
- Dual power supply: 1.17 V and 1.8 V
- I2C configuration (up to 1 MHz) through the external EEPROM or I2C controller
- Industrial temperature range: −40°C to 85°C
The DS160PT801 is a high-performance eight-lane (16-channel) PCI-Express protocol-aware retimer supporting all standard PCIe data rates up to 16 GT/s. It is used to extend the reach and robustness of high-speed PCIe serial links, from chip-to-chip motherboard links to more complex multi-connector system topologies.
The DS160PT801 supports both common-clock and independent reference clock architectures, with and without spread-spectrum clocking. This allows for maximum flexibility in defining the system clock architecture.
The eight lanes in the DS160PT801 can be bifurcated into two x4 links to support different system topologies.
A compact yet easy-to-manufacture BGA package provides excellent thermal performance while enabling optimal placement in space-constrained applications like 1RU riser cards. This feature reduces overall solution size, PCB routing complexity, and BOM cost.
Diagnostic capabilities include in-band receiver margining, out-of-band non-destructive horizontal or vertical eye margin monitor, receiver loopback, encoding error detection, and on die temperature sensor. These features help gauge link margin and can be used to monitor system health over time.
The DS160PT801 is configurable through SMBus interface. The Initial configuration can be automatically loaded from external EEPROM.
索取更多資訊
提供完整產品規格表和其它資訊。立即索取
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2 | 重要文件 | 類型 | 標題 | 格式選項 | 日期 |
|---|---|---|---|---|
| * | Data sheet | DS160PT801 PCIe 4.0, 16 Gbps, 8-Lane (16-Channel) Retimer datasheet (Rev. A) | PDF | HTML | 2022年 6月 28日 |
| Application note | PCIe Link Training Overview | PDF | HTML | 2022年 8月 18日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
CEM2SLIMSAS-EVM — CEM-to-SlimSAS PCI-Express® 4.0 轉接卡評估模組
CEM2SLIMSAS-EVM 是一個 PCI-Express 4.0 x16 到兩個 x8 SlimSAS (SFF-8654) 的轉接器。其可讓 DS160PR810EVM-RSC 和其它德州儀器 PCI-Express 4.0 轉接驅動器或重定時器轉接卡評估模組運用市售的 SlimSAS (SFF-8654) 到 U.2 (SFF-8639) 纜線組件，與最多四個 U.2 固態硬碟 (SSD) 介接。 其搭載德州儀器 LMK00334 PCI-Express 4.0 時脈緩衝器，可將 PCI-Express 100 MHz 參考時脈分配至下游 SSD。 (...)
使用指南: PDF
開發板
DS160PT801X16EVM — DS160PT801 PCIe® 4.0、16 Gbps、8 通道 (16 通道) 重定時器評估模組
DS160PT801 是高性能八通道（16 通道）PCI EXPRESS® 協定感知重定時器，支援所有高達 16GT/s 的標準 PCIe® 資料速率。可用於延伸高速 PCIe® 序列鏈路的範圍及穩固性，從晶片至晶片主機板鏈路到更複雜的多連接器系統拓撲結構。
開發模組 (EVM) 的 GUI
SIGCONARCHITECT3-WRTE — Texas Instruments SigCon Architect EVM GUI v3 Setup with RTE
Texas Instruments SigCon Architect EVM GUI v3 Setup with RTE
支援產品和硬體
支援軟體
SIGCONARCHITECT — SigCon Architect v2.0.0.8
Our SigCon Architect utility tool provides a simple-to-use and robust system for interaction with several different high-speed signal conditioning TI devices. This software provides an interactive GUI for supported devices to access device features through SMBus and SPI communications.
SigCon (...)
支援產品和硬體
支援軟體
SIGCONARCHITECT-REPEATER-PROFILES — SigCon Architect Repeater Profiles v1.1
支援產品和硬體
支援軟體
SIGCONARCHITECT-RETIMER-PROFILES — SigCon Architect Retimer Profiles v1.3
支援產品和硬體
支援軟體
SIGCONARCHITECT-WRTE — SigCon Architect With RTE v2.0.0.8
支援產品和硬體
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一，涵蓋我們的類比和電源產品組合，以及特定類比行為模型，且使用無需支付費用。
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCCSP (ACB) | 332 | Ultra Librarian |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中的可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。