DS90CR217

現行

產品詳細資料

Protocols Catalog Device type Transmitter Rating Catalog Operating temperature range (°C) -10 to 70
Protocols Catalog Device type Transmitter Rating Catalog Operating temperature range (°C) -10 to 70
TSSOP (DGG) 48 101.25 mm² (12.5 mm × 8.1 mm)
  • 20 to 85 MHz Shift Clock Support
  • 50% Duty Cycle on Receiver Output Clock
  • Best-in-Class Set & Hold Times on TxINPUTs
  • Low Power Consumption
  • ±1V Common-Mode Range (Around +1.2V)
  • Narrow Bus Reduces Cable Size and Cost
  • Up to 1.785 Gbps Throughput
  • Up to 223 Mbytes/sec Bandwidth
  • 345 mV (typ) Swing LVDS Devices for Low EMI
  • PLL Requires No External Components
  • Rising Edge Data Strobe
  • Compatible with TIA/EIA-644 LVDS Standard
  • Low Profile 48-Lead TSSOP Package

All trademarks are the property of their respective owners.

  • 20 to 85 MHz Shift Clock Support
  • 50% Duty Cycle on Receiver Output Clock
  • Best-in-Class Set & Hold Times on TxINPUTs
  • Low Power Consumption
  • ±1V Common-Mode Range (Around +1.2V)
  • Narrow Bus Reduces Cable Size and Cost
  • Up to 1.785 Gbps Throughput
  • Up to 223 Mbytes/sec Bandwidth
  • 345 mV (typ) Swing LVDS Devices for Low EMI
  • PLL Requires No External Components
  • Rising Edge Data Strobe
  • Compatible with TIA/EIA-644 LVDS Standard
  • Low Profile 48-Lead TSSOP Package

All trademarks are the property of their respective owners.

The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).

The narrow bus and LVDS signalling of the DS90CR217 is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).

The narrow bus and LVDS signalling of the DS90CR217 is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 DS90CR217 +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz datasheet (Rev. A) 2013/2/19
應用說明 High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs 2018/11/9
應用說明 Receiver Skew Margin for Channel Link I and FPD Link I Devices PDF | HTML 2016/1/13
應用說明 Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des (Rev. A) 2013/4/26
設計指南 Channel Link I Design Guide 2007/3/29
應用說明 Multi-Drop Channel-Link Operation 2004/10/4
應用說明 CHANNEL LINK Moving and Shaping Information In Point-To-Point Applications 1998/10/5

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

DS90CR217 IBIS Model

SNLM056.ZIP (7 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (DGG) 48 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片