DS92LV18
- 15–66 MHz 18:1/1:18 Serializer/Deserializer (2.376 Gbps Full Duplex Throughput)
- Independent Transmitter and Receiver Operation with Separate Clock, Enable, and Power Down Pins
- Hot Plug Protection (Power Up High Impedance) and Synchronization (Receiver Locks to Random Data)
- Wide ±5% Reference Clock Frequency Tolerance for Easy System Design Using Locally-Generated Clocks
- Line and Local Loopback Modes
- Robust BLVDS Serial Transmission Across Backplanes and Cables for Low EMI
- No External Coding Required
- Internal PLL, No External PLL Components Required
- Single +3.3V Power Supply
- Low Power: 90mA (typ) Transmitter, 100mA (typ) at 66 MHz with PRBS-15 Pattern
- ±100 mV Receiver Input Threshold
- Loss of Lock Detection and Reporting Pin
- Industrial −40 to +85°C Temperature Range
- >2.0kV HBM ESD
- Compact, Standard 80-Pin LQFP Package
All trademarks are the property of their respective owners.
The DS92LV18 Serializer/Deserializer (SERDES) pair transparently translates a 18–bit parallel bus into a BLVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 18-bit, or less, bus over PCB traces and cables by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.
This SERDES pair includes built-in system and device test capability. The line loopback feature enables the user to check the integrity of the serial data transmission paths of the transmitter and receiver while deserializing the serial data to parallel data at the receiver outputs. The local loopback feature enables the user to check the integrity of the transceiver from the local parallel-bus side.
The DS92LV18 incorporates modified BLVDS signaling on the high-speed I/O. BLVDS provides a low power and low noise environment for reliably transferring data over a serial transmission path. The equal and opposite currents through the differential data path control EMI by coupling the resulting fringing fields together.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS92LV18 18-Bit Bus LVDS Serializer/Deserializer - 15-66 MHz datasheet (Rev. E) | 2013/4/18 | |||
| 應用說明 | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013/4/29 | ||||
| 應用說明 | External Serial Interface Reduces Simultaneous Switching Output Noise in FPGAs (Rev. A) | 2013/4/26 | ||||
| 使用指南 | 18-Bit SerDes Evaluation Kit User Manual | 2012/1/25 | ||||
| 設計指南 | 18-bit SerDes Design Guide (DS92LV18, SCAN921821) | 2007/3/29 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
LVDS-18B-EVK — 18 位元匯流排 LVDS SerDes 評估板 (15 至 66 MHz)
The LVDS-18B-EVK evaluation kit (EVK) is a complete kit to evaluate our 18-bit SerDes devices (DS92LV18 and SCAN921821) with low-cost twisted pair cables and other 100-Ω differential cables.
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| LQFP (PN) | 80 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。