GD75232

現行

具有 +/-7.5V 輸出和 +/-1.5-kV ESD 保護的 5-V 多通道 120kbps RS-232 線路驅動器/接收器

產品詳細資料

Drivers per package 3 Receivers per package 5 Logic voltage (min) (V) 5 Data rate (max) (Mbps) 0.12 Main supply voltage (nom) (V) 5 ESD HBM (kV) 1.5 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 7.5
Drivers per package 3 Receivers per package 5 Logic voltage (min) (V) 5 Data rate (max) (Mbps) 0.12 Main supply voltage (nom) (V) 5 ESD HBM (kV) 1.5 Rating Catalog Operating temperature range (°C) 0 to 70 Vout (typ) (V) 7.5
PDIP (N) 20 228.702 mm² 24.33 x 9.4 SOIC (DW) 20 131.84 mm² 12.8 x 10.3 SSOP (DB) 20 56.16 mm² 7.2 x 7.8 TSSOP (PW) 20 41.6 mm² 6.5 x 6.4
  • Single Chip With Easy Interface Between UART and
    Serial-Port Connector of IBM™ PC/AT and Compatibles
  • Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
  • Designed to Support Data Rates up to 120 kbit/s
  • Pinout Compatible With SN75C185 and SN75185

  • Single Chip With Easy Interface Between UART and
    Serial-Port Connector of IBM™ PC/AT and Compatibles
  • Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
  • Designed to Support Data Rates up to 120 kbit/s
  • Pinout Compatible With SN75C185 and SN75185

The GD65232 and GD75232 combine three drivers and five receivers from the Texas Instruments trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of an IBM. PC/AT and compatibles. The bipolar circuits and processing of the GD65232 and GD75232 provide a rugged, low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185.

The GD65232 and GD75232 comply with the requirements of the TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20 kbit/s. The switching speeds of these devices are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The GD65232 and GD75232 combine three drivers and five receivers from the Texas Instruments trade-standard SN75188 and SN75189 bipolar quadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of an IBM. PC/AT and compatibles. The bipolar circuits and processing of the GD65232 and GD75232 provide a rugged, low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185.

The GD65232 and GD75232 comply with the requirements of the TIA/EIA-232-F and ITU (formerly CCITT) V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20 kbit/s. The switching speeds of these devices are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 7
類型 標題 日期
* Data sheet GD65232, GD75232 datasheet (Rev. J) 2004年 11月 9日
Technical article Active RS-232 power consumption: Why isn’t it in the data sheet? PDF | HTML 2015年 8月 3日
Application note AN-438 Low Power RS-232C Driver and Receiver in CMOS (Rev. B) 2013年 4月 26日
Application note Understanding Power Requirements in RS-232 Applications (Rev. B) 2013年 4月 26日
Application note Removing Ground Noise in Data Transmission Systems 2007年 10月 5日
Application note Interface Circuits for TIA/EIA-232-F (Rev. A) 2002年 9月 19日
Application note Low-Voltage, Single-Supply 232-Standard Interface Solutions (Rev. A) 2000年 9月 19日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
封裝 針腳 CAD 符號、佔位空間與 3D 模型
PDIP (N) 20 Ultra Librarian
SOIC (DW) 20 Ultra Librarian
SSOP (DB) 20 Ultra Librarian
TSSOP (PW) 20 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片