LMK00804B
- Four LVCMOS/LVTTL Outputs with 7 Ω Output
Impedance- Additive Jitter: 0.04 ps RMS (typ) @ 125 MHz
- Noise Floor: –166 dBc/Hz (typ) @ 125 MHz
- Output Frequency: 350 MHz (max)
- Output Skew: 35 ps (max)
- Part-to-Part Skew: 700 ps (max)
- Two Selectable Inputs
- CLK, nCLK Pair Accepts LVPECL, LVDS,
HCSL, SSTL, LVHSTL, or LVCMOS/LVTTL - LVCMOS_CLK Accepts LVCMOS/LVTTL
- CLK, nCLK Pair Accepts LVPECL, LVDS,
- Synchronous Clock Enable
- Core/Output Power Supplies:
- 3.3 V/3.3 V
- 3.3 V/2.5 V
- 3.3 V/1.8 V
- 3.3 V/1.5 V
- Package: 16-Lead TSSOP
- Industrial Temperature Range: –40ºC to +85ºC
The LMK00804B is a low skew, high performance clock fanout buffer which can distribute up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels) from one of two selectable inputs, which can accept differential or single-ended inputs. The clock enable input is synchronized internally to eliminate runt or glitch pulses on the outputs when the clock enable terminal is asserted or de-asserted. The outputs are held in logic low state when the clock is disabled. A separate output enable terminal controls whether the outputs are active state or high-impedance state. The low additive jitter and phase noise floor, and guaranteed output and part-to-part skew characteristics make the LMK00804B ideal for applications demanding high performance and repeatability.
See also Device Comparison Table for descriptions of CDCLVC1310 and LMK00725 parts.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2 | 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | LMK00804B Low Skew, 1-to-4 Multiplexed Differential/LVCMOS-to-LVCMOS/TTL Fanout Buffer datasheet (Rev. A) | PDF | HTML | 2014年 7月 7日 |
| EVM User's guide | LMK00804BEVM User’s Guide | 2014年 6月 27日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
LMK00804B-Q1EVM — 4 輸出低抖動差分/LVCMOS 至 LVCMOS 扇出緩衝器評估板
The LMK00804B-Q1 is a low skew, high performance clock fan-out buffer, which distributes up to four LVCMOS/LVTTL outputs (3.3-V, 2.5-V, 1.8-V, or 1.5-V levels). The clocks are derived from one of two selectable inputs, which can accept differential or single-ended input signals. The (...)
使用指南: PDF
開發板
LMK00804BEVM — LMK00804BEVM 四路輸出低抖動差動/LVCMOS 到 LVCMOS 扇出緩衝器評估板
The LMK00804B is a low skew, high performance clock fanout buffer, which distributes up to four LVCMOS/LVTTL outputs (3.3V, 2.5V, 1.8V, or 1.5V levels). The clocks are derived from one of two selectable inputs, which can accept differential or single-ended input signals. This evaluation (...)
使用指南: PDF
開發板
MMWCAS-RF-EVM — mmWave 串級成像雷達 RF 評估模組
The MMWCAS-RF evaluation module (EVM) is a sensing solution from TI implementing a four-device cascaded array of AWR1243 or AWR2243 devices. In this cascaded radar configuration, a single master device distributes a 20-GHz local-oscillator (LO) signal between all four devices, allowing these four (...)
設計工具
CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體
Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
模擬工具
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
參考設計
TIDA-01056 — 最小化 EMI 的同時最佳化電源供應效率的 20 位元 1MSPS DAQ 參考設計
This reference design for high performance data acquisition (DAQ) systems optimizes power stage in order to reduce power consumption and minimize the effect of EMI from switching regulator by using LMS3635-Q1 buck converter. This reference designs yields 7.2% efficiency improvement at most (...)
參考設計
TIDA-01054 — 用於消除高效能 DAQ 系統中的 EMI 影響的多軌電源參考設計
The TIDA-01054 reference design helps eliminate the performance degrading effects of EMI on Data Acquisition (DAQ) systems greater than 16 bits with the help of the LM53635 buck converter. The buck converter enables the designer to place power solutions close to the signal path without the (...)
參考設計
TIDA-01013 — 適用於 DAQ 和無線感測器物聯網系統的低功耗、低雜訊 24 位元類比前端參考設計
The need for lower power, lower noise analog front-ends (AFE) is becoming increasingly important in many applications today, such as data acquisition systems (DAQs), field instrumentation, Internet-of-Things (IoT), and automatic test equipment. In many cases, this need is highlighted by the advent (...)
參考設計
TIDA-01055 — 適用於高效能 DAQ 系統的 ADC 電壓參考緩衝器最佳化參考設計
The TIDA-01055 reference design for high performance DAQ Systems optimizes the ADC reference buffer to improve SNR performance and reduce power consumption with the TI OPA837 high-speed op amp. This device is used in a composite buffer configuration and provides a 22% power improvement over (...)
參考設計
TIDA-01057 — 將真正 10Vpp 差分輸入的訊號動態範圍最大化至 20 位元 ADC 的參考設計
This reference design is designed for high performance data acquisition(DAQ) systems to improve the dynamic range of 20 bit differential input ADCs. Many DAQ systems require the measurement capability at a wide FSR (Full Scale Range) in order to obtain sufficient signal dynamic range. Many earlier (...)
參考設計
TIDA-01051 — 針對自動測試設備最佳化 FPGA 利用率和數據處理能力的參考設計
The TIDA-01051 reference design is used to demonstrate optimized channel density, integration, power consumption, clock distribution and signal chain performance of very high channel count data acquisition (DAQ) systems such as those used in automatic test equipment (ATE). Using serializers, such (...)
參考設計
TIDA-01050 — 適用於 18 位元 SAR 資料轉換器的最佳化類比前端 DAQ 系統參考設計
The TIDA-01050 reference design aims to improve the integration, power consumption, performance, and clocking issues typically associated with automatic test equipment. This design is applicable to any ATE system but most applicable to systems requiring a large number of input channels.
參考設計
TIDA-01052 — 使用負電源輸入改進全幅 THD 的 ADC 驅動器參考設計
The TIDA-01052 reference design aims to highlight system performance increases seen using a negative voltage rail on the analog front end driver amplifiers rather than ground. This concept is relative to all analog front ends, however this design is aimed specifically at automatic test equipment.
| 封裝 | 引腳 | 下載 |
|---|---|---|
| TSSOP (PW) | 16 | 檢視選項 |
訂購與品質
內含資訊：
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
內含資訊：
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。