SN65MLVD047A

現行

多點 LVDS 四路差動線路驅動器

產品詳細資料

Function Driver Protocols M-LVDS Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 200 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols M-LVDS Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 200 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Differential line drivers for 30Ω to 55Ω loads and data rates(1) up to 200Mbps, clock frequencies up to 100MHz
  • Supports multipoint bus architectures
  • Operates from a single 3.3V supply
  • Characterized for operation from –40°C to 85°C
  • 16-pin SOIC (JEDEC MS-012) and 16-pin TSSOP (JEDEC MS-153) packaging

(1)The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

  • Differential line drivers for 30Ω to 55Ω loads and data rates(1) up to 200Mbps, clock frequencies up to 100MHz
  • Supports multipoint bus architectures
  • Operates from a single 3.3V supply
  • Characterized for operation from –40°C to 85°C
  • 16-pin SOIC (JEDEC MS-012) and 16-pin TSSOP (JEDEC MS-153) packaging

(1)The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65MLVD047A is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M−LVDS). The output current of this M−LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047A drivers allow for operation with loads as low as 30Ω. The SN65MLVD047A devices allow for multiple drivers to be present on a single bus. SN65MLVD047A drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M−LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047A provides 9kV ESD protection on all bus pins.

The SN65MLVD047A is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M−LVDS). The output current of this M−LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047A drivers allow for operation with loads as low as 30Ω. The SN65MLVD047A devices allow for multiple drivers to be present on a single bus. SN65MLVD047A drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M−LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047A provides 9kV ESD protection on all bus pins.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
SN65MLVD048 現行 4 通道 M-LVDS 接收器 Receiver variant

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 SN65MLVD047A Multipoint-LVDS Quad Differential Line Driver datasheet (Rev. B) PDF | HTML 2024/3/5
應用說明 An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 2023/6/22
Application brief How Far, How Fast Can You Operate MLVDS? 2018/8/6
應用說明 SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 2001/11/20

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片