SN65MLVD048
- Low-voltage differential 30Ω to 55Ω line receivers for signaling rates(1) up to 250Mbps; Clock Frequencies up to 125MHz
- Type-1 receiver incorporates 25mV of input threshold hysteresis
- Type-2 receiver provides 100mV offset threshold to detect open-circuit and idle-bus conditions
- Wide receiver input common-mode voltage range, –1V to 3.4V, allows 2V of ground noise
- Meets or exceeds the M-LVDS standard TIA/EIA-899 for multipoint topology
- High input impedance when Vcc ≤ 1.5V
- Enhanced ESD Protection: 7kV HBM on all pins
- 48-Pin 7 X 7 QFN (RGZ)
(1)The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).
The SN65MLVD048 is a quad-channel M-LVDS receiver. This device is designed in full compliance with the TIA/EIA-899 (M-LVDS) standard, which is optimized to operate at signaling rates up to 250Mbps. Each receiver channel is controlled by a receive enable ( RE). When RE = low, the corresponding channel is enabled; when RE = high, the corresponding channel is disabled.
The M-LVDS standard defines two types of receivers, designated as Type-1 and Type-2. Type-1 receivers have thresholds centered about zero with 25mV of hysteresis to prevent output oscillations with loss of input; Type-2 receivers implement a failsafe by using an offset threshold. Receiver outputs are slew rate controlled to reduce EMI and crosstalk effects associated with large current surges.
The devices are characterized for operation from –40°C to 85°C.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | SN65MLVD048 Quad Channel M-LVDS Receivers datasheet (Rev. A) | PDF | HTML | 2024年 3月 5日 |
Application note | An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) | PDF | HTML | 2023年 6月 22日 | |
Application brief | How Far, How Fast Can You Operate MLVDS? | 2018年 8月 6日 | ||
Application note | SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) | 2001年 11月 20日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
VQFN (RGZ) | 48 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。