TCAL9539R
- Operating power-supply voltage range of 1.08V to 3.6V
- Low standby current consumption of 1µA typical at 1.8mV
- 1MHz fast mode plus I2C bus
- Hardware address pin allows two devices on the same I2C, SMBus bus
- Active-low reset input (RESET )
- Sticky registers retain values when device is reset with RESET
- I2C functional state machine is reset
- Open-drain active-low interrupt output (INT )
- Input or output configuration register
- Polarity inversion register
- Configurable I/O drive strength register
- Pull-up and pull-down resistor configuration register
- Internal power-on reset
- Noise filter on SCL or SDA inputs
- Latched outputs with high-current drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD protection exceeds JESD 22
- 2000V Human-body model (A114-A)
- 1000V Charged-device model (C101)
The TCAL9539R device provides general purpose parallel input/output (I/O) expansion for the two-line bidirectional I2C bus (or SMBus) protocol and is designed for 1.08V to 3.6V VCC operation.
The device supports 100kHz (Standard-mode), 400kHz (Fast-mode), and 1MHz (fast-mode-plus) I2C clock frequencies. I/O expanders such as the TCAL9539R provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and so on.
The TCAL9539R has Agile I/O ports which include additional features designed to enhance the I/O performance in terms of speed, power consumption and EMI. The additional features are: programmable output drive strength, programmable pull-up and pull-down resistors, latchable inputs, maskable interrupt, interrupt status register, and programmable open-drain or push-pull outputs.
The RESET pin only resets the I2C state machine when stuck to regain access to the I2C. I/O pins and sticky registers retain the last configured state while the I2C is being re-initialized.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TCAL9539R Low-Voltage 16-Bit I2C-Bus, SMBus I/O Expander with Interrupt Output, Reset, and Configuration Registers datasheet | PDF | HTML | 2025年 4月 1日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| TSSOP (PW) | 24 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點